mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
e0dfe5b189
Besides the new value in the version register, this provides:
- ILR support, which includes:
- IDR becoming a pure CPU bitmap, allowing 32 CPUs
- machine check output support (though other parts of QEMU need to
be fixed for it to do something other than immediately reboot the
guest)
- dummy error interrupt support (EISR0/EIMR0 read as zero)
- actually all FSL MPICs get all summary registers returning zero for now,
which includes EISR0/EIMR0
Various refactoring is done to support these changes and to ease
new functionality (e.g. a more flexible way of declaring regions).
Just as the code was already not a full implementation of MPIC v2.0,
this is not a full implementation of MPIC v4.2 -- e.g. it still has only
one bank of MSIs.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
18 lines
598 B
C
18 lines
598 B
C
#if !defined(__OPENPIC_H__)
|
|
#define __OPENPIC_H__
|
|
|
|
/* OpenPIC have 5 outputs per CPU connected and one IRQ out single output */
|
|
enum {
|
|
OPENPIC_OUTPUT_INT = 0, /* IRQ */
|
|
OPENPIC_OUTPUT_CINT, /* critical IRQ */
|
|
OPENPIC_OUTPUT_MCK, /* Machine check event */
|
|
OPENPIC_OUTPUT_DEBUG, /* Inconditional debug event */
|
|
OPENPIC_OUTPUT_RESET, /* Core reset event */
|
|
OPENPIC_OUTPUT_NB,
|
|
};
|
|
|
|
#define OPENPIC_MODEL_RAVEN 0
|
|
#define OPENPIC_MODEL_FSL_MPIC_20 1
|
|
#define OPENPIC_MODEL_FSL_MPIC_42 2
|
|
|
|
#endif /* __OPENPIC_H__ */
|