2009-03-02 16:42:04 +00:00
|
|
|
#if !defined(__OPENPIC_H__)
|
|
|
|
#define __OPENPIC_H__
|
|
|
|
|
|
|
|
/* OpenPIC have 5 outputs per CPU connected and one IRQ out single output */
|
|
|
|
enum {
|
|
|
|
OPENPIC_OUTPUT_INT = 0, /* IRQ */
|
|
|
|
OPENPIC_OUTPUT_CINT, /* critical IRQ */
|
|
|
|
OPENPIC_OUTPUT_MCK, /* Machine check event */
|
|
|
|
OPENPIC_OUTPUT_DEBUG, /* Inconditional debug event */
|
|
|
|
OPENPIC_OUTPUT_RESET, /* Core reset event */
|
|
|
|
OPENPIC_OUTPUT_NB,
|
|
|
|
};
|
|
|
|
|
2012-12-08 04:17:14 +00:00
|
|
|
#define OPENPIC_MODEL_RAVEN 0
|
|
|
|
#define OPENPIC_MODEL_FSL_MPIC_20 1
|
2013-01-21 15:53:53 +00:00
|
|
|
#define OPENPIC_MODEL_FSL_MPIC_42 2
|
2012-12-07 22:51:09 +00:00
|
|
|
|
2009-03-02 16:42:04 +00:00
|
|
|
#endif /* __OPENPIC_H__ */
|