mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-10-03 01:34:41 +00:00
ecf2864784
Generate SMBIOS tables for the RISC-V mach-virt.
Add CONFIG_SMBIOS=y to the RISC-V default config.
Set the default processor family in the type 4 table.
The implementation is based on the corresponding ARM and Loongson code.
With the patch the following firmware tables are provided:
etc/smbios/smbios-anchor
etc/smbios/smbios-tables
Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Message-ID: <20240123184229.10415-4-heinrich.schuchardt@canonical.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
90 lines
1.6 KiB
Plaintext
90 lines
1.6 KiB
Plaintext
config RISCV_NUMA
|
|
bool
|
|
|
|
config IBEX
|
|
bool
|
|
|
|
# RISC-V machines in alphabetical order
|
|
|
|
config MICROCHIP_PFSOC
|
|
bool
|
|
select CADENCE_SDHCI
|
|
select MCHP_PFSOC_DMC
|
|
select MCHP_PFSOC_IOSCB
|
|
select MCHP_PFSOC_MMUART
|
|
select MCHP_PFSOC_SYSREG
|
|
select RISCV_ACLINT
|
|
select SIFIVE_PDMA
|
|
select SIFIVE_PLIC
|
|
select UNIMP
|
|
|
|
config OPENTITAN
|
|
bool
|
|
select IBEX
|
|
select SIFIVE_PLIC
|
|
select UNIMP
|
|
|
|
config RISCV_VIRT
|
|
bool
|
|
imply PCI_DEVICES
|
|
imply VIRTIO_VGA
|
|
imply TEST_DEVICES
|
|
imply TPM_TIS_SYSBUS
|
|
select RISCV_NUMA
|
|
select GOLDFISH_RTC
|
|
select PCI
|
|
select PCI_EXPRESS_GENERIC_BRIDGE
|
|
select PFLASH_CFI01
|
|
select SERIAL
|
|
select RISCV_ACLINT
|
|
select RISCV_APLIC
|
|
select RISCV_IMSIC
|
|
select SIFIVE_PLIC
|
|
select SIFIVE_TEST
|
|
select SMBIOS
|
|
select VIRTIO_MMIO
|
|
select FW_CFG_DMA
|
|
select PLATFORM_BUS
|
|
select ACPI
|
|
select ACPI_PCI
|
|
|
|
config SHAKTI_C
|
|
bool
|
|
select RISCV_ACLINT
|
|
select SHAKTI_UART
|
|
select SIFIVE_PLIC
|
|
select UNIMP
|
|
|
|
config SIFIVE_E
|
|
bool
|
|
select RISCV_ACLINT
|
|
select SIFIVE_GPIO
|
|
select SIFIVE_PLIC
|
|
select SIFIVE_UART
|
|
select SIFIVE_E_PRCI
|
|
select SIFIVE_E_AON
|
|
select UNIMP
|
|
|
|
config SIFIVE_U
|
|
bool
|
|
select CADENCE
|
|
select RISCV_ACLINT
|
|
select SIFIVE_GPIO
|
|
select SIFIVE_PDMA
|
|
select SIFIVE_PLIC
|
|
select SIFIVE_SPI
|
|
select SIFIVE_UART
|
|
select SIFIVE_U_OTP
|
|
select SIFIVE_U_PRCI
|
|
select SIFIVE_PWM
|
|
select SSI_M25P80
|
|
select SSI_SD
|
|
select UNIMP
|
|
|
|
config SPIKE
|
|
bool
|
|
select RISCV_NUMA
|
|
select HTIF
|
|
select RISCV_ACLINT
|
|
select SIFIVE_PLIC
|