mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-09-06 09:55:55 +00:00
d46259c037
Often, the only thing we need to know about the TCG host is the register size. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
18 lines
375 B
C
18 lines
375 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define target-specific register size
|
|
* Copyright (c) 2009 Ulrich Hecht <uli@suse.de>
|
|
*/
|
|
|
|
#ifndef TCG_TARGET_REG_BITS_H
|
|
#define TCG_TARGET_REG_BITS_H
|
|
|
|
/* We only support generating code for 64-bit mode. */
|
|
#if UINTPTR_MAX == UINT64_MAX
|
|
# define TCG_TARGET_REG_BITS 64
|
|
#else
|
|
# error "unsupported code generation mode"
|
|
#endif
|
|
|
|
#endif
|