mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
fbbdf9838d
This patch only add puv3 soc/board support, which introduces puv3 machine description, and specifies console type. Signed-off-by: Guan Xuetao <gxt@mprc.pku.edu.cn> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
49 lines
1.6 KiB
C
49 lines
1.6 KiB
C
/*
|
|
* Misc PKUnity SoC declarations
|
|
*
|
|
* Copyright (C) 2010-2012 Guan Xuetao
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation, or any later version.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
#ifndef QEMU_HW_PUV3_H
|
|
#define QEMU_HW_PUV3_H
|
|
|
|
#define PUV3_REGS_OFFSET (0x1000) /* 4K is reasonable */
|
|
|
|
/* PKUnity System bus (AHB): 0xc0000000 - 0xedffffff (640MB) */
|
|
#define PUV3_DMA_BASE (0xc0200000) /* AHB-4 */
|
|
|
|
/* PKUnity Peripheral bus (APB): 0xee000000 - 0xefffffff (128MB) */
|
|
#define PUV3_GPIO_BASE (0xee500000) /* APB-5 */
|
|
#define PUV3_INTC_BASE (0xee600000) /* APB-6 */
|
|
#define PUV3_OST_BASE (0xee800000) /* APB-8 */
|
|
#define PUV3_PM_BASE (0xeea00000) /* APB-10 */
|
|
#define PUV3_PS2_BASE (0xeeb00000) /* APB-11 */
|
|
|
|
/* Hardware interrupts */
|
|
#define PUV3_IRQS_NR (32)
|
|
|
|
#define PUV3_IRQS_GPIOLOW0 (0)
|
|
#define PUV3_IRQS_GPIOLOW1 (1)
|
|
#define PUV3_IRQS_GPIOLOW2 (2)
|
|
#define PUV3_IRQS_GPIOLOW3 (3)
|
|
#define PUV3_IRQS_GPIOLOW4 (4)
|
|
#define PUV3_IRQS_GPIOLOW5 (5)
|
|
#define PUV3_IRQS_GPIOLOW6 (6)
|
|
#define PUV3_IRQS_GPIOLOW7 (7)
|
|
#define PUV3_IRQS_GPIOHIGH (8)
|
|
#define PUV3_IRQS_PS2_KBD (22)
|
|
#define PUV3_IRQS_PS2_AUX (23)
|
|
#define PUV3_IRQS_OST0 (26)
|
|
|
|
/* All puv3_*.c use DPRINTF for debug. */
|
|
#ifdef DEBUG_PUV3
|
|
#define DPRINTF(fmt, ...) printf("%s: " fmt , __func__, ## __VA_ARGS__)
|
|
#else
|
|
#define DPRINTF(fmt, ...) do {} while (0)
|
|
#endif
|
|
|
|
#endif /* !QEMU_HW_PUV3_H */
|