mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-09-19 18:51:32 +00:00
c46cabd4a9
Implement nios2 Vectored Interrupt Controller (VIC). VIC is connected to EIC. It needs to update rha, ril, rrs and rnmi fields on Nios2CPU before raising an IRQ. For that purpose, VIC has a "cpu" property which should refer to the nios2 cpu and set by the board that connects VIC. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Amir Gonnen <amir.gonnen@neuroblade.ai> Message-Id: <20220303153906.2024748-5-amir.gonnen@neuroblade.ai> [rth: Split out nios2_vic.h] Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220421151735.31996-60-richard.henderson@linaro.org>
66 lines
3.9 KiB
Meson
66 lines
3.9 KiB
Meson
softmmu_ss.add(files('intc.c'))
|
|
softmmu_ss.add(when: 'CONFIG_ARM_GIC', if_true: files(
|
|
'arm_gic.c',
|
|
'arm_gic_common.c',
|
|
'arm_gicv2m.c',
|
|
'arm_gicv3_common.c',
|
|
'arm_gicv3_its_common.c',
|
|
))
|
|
softmmu_ss.add(when: 'CONFIG_ARM_GICV3_TCG', if_true: files(
|
|
'arm_gicv3.c',
|
|
'arm_gicv3_dist.c',
|
|
'arm_gicv3_its.c',
|
|
'arm_gicv3_redist.c',
|
|
))
|
|
softmmu_ss.add(when: 'CONFIG_ETRAXFS', if_true: files('etraxfs_pic.c'))
|
|
softmmu_ss.add(when: 'CONFIG_HEATHROW_PIC', if_true: files('heathrow_pic.c'))
|
|
softmmu_ss.add(when: 'CONFIG_I8259', if_true: files('i8259_common.c', 'i8259.c'))
|
|
softmmu_ss.add(when: 'CONFIG_IMX', if_true: files('imx_avic.c', 'imx_gpcv2.c'))
|
|
softmmu_ss.add(when: 'CONFIG_IOAPIC', if_true: files('ioapic_common.c'))
|
|
softmmu_ss.add(when: 'CONFIG_OPENPIC', if_true: files('openpic.c'))
|
|
softmmu_ss.add(when: 'CONFIG_PL190', if_true: files('pl190.c'))
|
|
softmmu_ss.add(when: 'CONFIG_REALVIEW', if_true: files('realview_gic.c'))
|
|
softmmu_ss.add(when: 'CONFIG_SLAVIO', if_true: files('slavio_intctl.c'))
|
|
softmmu_ss.add(when: 'CONFIG_XILINX', if_true: files('xilinx_intc.c'))
|
|
softmmu_ss.add(when: 'CONFIG_XLNX_ZYNQMP', if_true: files('xlnx-zynqmp-ipi.c'))
|
|
softmmu_ss.add(when: 'CONFIG_XLNX_ZYNQMP_PMU', if_true: files('xlnx-pmu-iomod-intc.c'))
|
|
|
|
specific_ss.add(when: 'CONFIG_ALLWINNER_A10_PIC', if_true: files('allwinner-a10-pic.c'))
|
|
specific_ss.add(when: 'CONFIG_APIC', if_true: files('apic.c', 'apic_common.c'))
|
|
specific_ss.add(when: 'CONFIG_ARM_GIC', if_true: files('arm_gicv3_cpuif_common.c'))
|
|
specific_ss.add(when: 'CONFIG_ARM_GICV3_TCG', if_true: files('arm_gicv3_cpuif.c'))
|
|
specific_ss.add(when: 'CONFIG_ARM_GIC_KVM', if_true: files('arm_gic_kvm.c'))
|
|
specific_ss.add(when: ['CONFIG_ARM_GIC_KVM', 'TARGET_AARCH64'], if_true: files('arm_gicv3_kvm.c', 'arm_gicv3_its_kvm.c'))
|
|
specific_ss.add(when: 'CONFIG_ARM_V7M', if_true: files('armv7m_nvic.c'))
|
|
specific_ss.add(when: 'CONFIG_ASPEED_SOC', if_true: files('aspeed_vic.c'))
|
|
specific_ss.add(when: 'CONFIG_EXYNOS4', if_true: files('exynos4210_gic.c', 'exynos4210_combiner.c'))
|
|
specific_ss.add(when: 'CONFIG_GRLIB', if_true: files('grlib_irqmp.c'))
|
|
specific_ss.add(when: 'CONFIG_IOAPIC', if_true: files('ioapic.c'))
|
|
specific_ss.add(when: 'CONFIG_LOONGSON_LIOINTC', if_true: files('loongson_liointc.c'))
|
|
specific_ss.add(when: 'CONFIG_MIPS_CPS', if_true: files('mips_gic.c'))
|
|
specific_ss.add(when: 'CONFIG_OMAP', if_true: files('omap_intc.c'))
|
|
specific_ss.add(when: 'CONFIG_OMPIC', if_true: files('ompic.c'))
|
|
specific_ss.add(when: ['CONFIG_KVM', 'CONFIG_OPENPIC'],
|
|
if_true: files('openpic_kvm.c'))
|
|
specific_ss.add(when: 'CONFIG_POWERNV', if_true: files('xics_pnv.c', 'pnv_xive.c', 'pnv_xive2.c'))
|
|
specific_ss.add(when: 'CONFIG_PPC_UIC', if_true: files('ppc-uic.c'))
|
|
specific_ss.add(when: 'CONFIG_RASPI', if_true: files('bcm2835_ic.c', 'bcm2836_control.c'))
|
|
specific_ss.add(when: 'CONFIG_RX_ICU', if_true: files('rx_icu.c'))
|
|
specific_ss.add(when: 'CONFIG_S390_FLIC', if_true: files('s390_flic.c'))
|
|
specific_ss.add(when: 'CONFIG_S390_FLIC_KVM', if_true: files('s390_flic_kvm.c'))
|
|
specific_ss.add(when: 'CONFIG_SH_INTC', if_true: files('sh_intc.c'))
|
|
specific_ss.add(when: 'CONFIG_RISCV_ACLINT', if_true: files('riscv_aclint.c'))
|
|
specific_ss.add(when: 'CONFIG_RISCV_APLIC', if_true: files('riscv_aplic.c'))
|
|
specific_ss.add(when: 'CONFIG_RISCV_IMSIC', if_true: files('riscv_imsic.c'))
|
|
specific_ss.add(when: 'CONFIG_SIFIVE_PLIC', if_true: files('sifive_plic.c'))
|
|
specific_ss.add(when: 'CONFIG_XICS', if_true: files('xics.c', 'xive2.c'))
|
|
specific_ss.add(when: ['CONFIG_KVM', 'CONFIG_XICS'],
|
|
if_true: files('xics_kvm.c'))
|
|
specific_ss.add(when: 'CONFIG_PSERIES', if_true: files('xics_spapr.c', 'spapr_xive.c'))
|
|
specific_ss.add(when: 'CONFIG_XIVE', if_true: files('xive.c'))
|
|
specific_ss.add(when: ['CONFIG_KVM', 'CONFIG_XIVE'],
|
|
if_true: files('spapr_xive_kvm.c'))
|
|
specific_ss.add(when: 'CONFIG_GOLDFISH_PIC', if_true: files('goldfish_pic.c'))
|
|
specific_ss.add(when: 'CONFIG_M68K_IRQC', if_true: files('m68k_irqc.c'))
|
|
specific_ss.add(when: 'CONFIG_NIOS2_VIC', if_true: files('nios2_vic.c'))
|