mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-10-19 01:13:01 +00:00
9be6fa99d6
Handling is similar to data exceptions, however we can always store the
VXC into the lowore and the FPC:
z14 PoP, 6-20, "Vector-Exception Code"
When a vector-processing exception causes a pro-
gram interruption, a vector-exception code (VXC) is
stored at location 147, and zeros are stored at loca-
tions 144-146. The VXC is also placed in the DXC
field of the floating-point-control (FPC) register if bit
45 of control register 0 is one. When bit 45 of control
register 0 is zero and bit 46 of control register 0 is
one, the DXC field of the FPC register and the con-
tents of storage at location 147 are unpredictable.
Signed-off-by: David Hildenbrand <david@redhat.com>
25 lines
839 B
C
25 lines
839 B
C
/*
|
|
* QEMU TCG support -- s390x specific functions.
|
|
*
|
|
* Copyright 2018 Red Hat, Inc.
|
|
*
|
|
* Authors:
|
|
* David Hildenbrand <david@redhat.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef TCG_S390X_H
|
|
#define TCG_S390X_H
|
|
|
|
void tcg_s390_tod_updated(CPUState *cs, run_on_cpu_data opaque);
|
|
void QEMU_NORETURN tcg_s390_program_interrupt(CPUS390XState *env, uint32_t code,
|
|
int ilen, uintptr_t ra);
|
|
void QEMU_NORETURN tcg_s390_data_exception(CPUS390XState *env, uint32_t dxc,
|
|
uintptr_t ra);
|
|
void QEMU_NORETURN tcg_s390_vector_exception(CPUS390XState *env, uint32_t vxc,
|
|
uintptr_t ra);
|
|
|
|
#endif /* TCG_S390X_H */
|