mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-02 22:41:07 +00:00
d010f91c3a
In addition, there is no need to allocate an extra irq just for rising SCI in irq handler. Just rise SCI right from notifier handler instead. Signed-off-by: Igor Mammedov <imammedo@redhat.com> Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
620 lines
17 KiB
C
620 lines
17 KiB
C
/*
|
|
* ACPI implementation
|
|
*
|
|
* Copyright (c) 2006 Fabrice Bellard
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>
|
|
*
|
|
* Contributions after 2012-01-13 are licensed under the terms of the
|
|
* GNU GPL, version 2 or (at your option) any later version.
|
|
*/
|
|
#include "hw.h"
|
|
#include "pc.h"
|
|
#include "apm.h"
|
|
#include "pm_smbus.h"
|
|
#include "pci.h"
|
|
#include "acpi.h"
|
|
#include "sysemu.h"
|
|
#include "range.h"
|
|
#include "ioport.h"
|
|
#include "fw_cfg.h"
|
|
|
|
//#define DEBUG
|
|
|
|
#ifdef DEBUG
|
|
# define PIIX4_DPRINTF(format, ...) printf(format, ## __VA_ARGS__)
|
|
#else
|
|
# define PIIX4_DPRINTF(format, ...) do { } while (0)
|
|
#endif
|
|
|
|
#define ACPI_DBG_IO_ADDR 0xb044
|
|
|
|
#define GPE_BASE 0xafe0
|
|
#define GPE_LEN 4
|
|
#define PCI_UP_BASE 0xae00
|
|
#define PCI_DOWN_BASE 0xae04
|
|
#define PCI_EJ_BASE 0xae08
|
|
#define PCI_RMV_BASE 0xae0c
|
|
|
|
#define PIIX4_PCI_HOTPLUG_STATUS 2
|
|
|
|
struct pci_status {
|
|
uint32_t up; /* deprecated, maintained for migration compatibility */
|
|
uint32_t down;
|
|
};
|
|
|
|
typedef struct PIIX4PMState {
|
|
PCIDevice dev;
|
|
IORange ioport;
|
|
ACPIREGS ar;
|
|
|
|
APMState apm;
|
|
|
|
PMSMBus smb;
|
|
uint32_t smb_io_base;
|
|
|
|
qemu_irq irq;
|
|
qemu_irq smi_irq;
|
|
int kvm_enabled;
|
|
Notifier machine_ready;
|
|
Notifier powerdown_notifier;
|
|
|
|
/* for pci hotplug */
|
|
struct pci_status pci0_status;
|
|
uint32_t pci0_hotplug_enable;
|
|
uint32_t pci0_slot_device_present;
|
|
|
|
uint8_t disable_s3;
|
|
uint8_t disable_s4;
|
|
uint8_t s4_val;
|
|
} PIIX4PMState;
|
|
|
|
static void piix4_acpi_system_hot_add_init(PCIBus *bus, PIIX4PMState *s);
|
|
|
|
#define ACPI_ENABLE 0xf1
|
|
#define ACPI_DISABLE 0xf0
|
|
|
|
static void pm_update_sci(PIIX4PMState *s)
|
|
{
|
|
int sci_level, pmsts;
|
|
|
|
pmsts = acpi_pm1_evt_get_sts(&s->ar);
|
|
sci_level = (((pmsts & s->ar.pm1.evt.en) &
|
|
(ACPI_BITMASK_RT_CLOCK_ENABLE |
|
|
ACPI_BITMASK_POWER_BUTTON_ENABLE |
|
|
ACPI_BITMASK_GLOBAL_LOCK_ENABLE |
|
|
ACPI_BITMASK_TIMER_ENABLE)) != 0) ||
|
|
(((s->ar.gpe.sts[0] & s->ar.gpe.en[0])
|
|
& PIIX4_PCI_HOTPLUG_STATUS) != 0);
|
|
|
|
qemu_set_irq(s->irq, sci_level);
|
|
/* schedule a timer interruption if needed */
|
|
acpi_pm_tmr_update(&s->ar, (s->ar.pm1.evt.en & ACPI_BITMASK_TIMER_ENABLE) &&
|
|
!(pmsts & ACPI_BITMASK_TIMER_STATUS));
|
|
}
|
|
|
|
static void pm_tmr_timer(ACPIREGS *ar)
|
|
{
|
|
PIIX4PMState *s = container_of(ar, PIIX4PMState, ar);
|
|
pm_update_sci(s);
|
|
}
|
|
|
|
static void pm_ioport_write(IORange *ioport, uint64_t addr, unsigned width,
|
|
uint64_t val)
|
|
{
|
|
PIIX4PMState *s = container_of(ioport, PIIX4PMState, ioport);
|
|
|
|
if (width != 2) {
|
|
PIIX4_DPRINTF("PM write port=0x%04x width=%d val=0x%08x\n",
|
|
(unsigned)addr, width, (unsigned)val);
|
|
}
|
|
|
|
switch(addr) {
|
|
case 0x00:
|
|
acpi_pm1_evt_write_sts(&s->ar, val);
|
|
pm_update_sci(s);
|
|
break;
|
|
case 0x02:
|
|
acpi_pm1_evt_write_en(&s->ar, val);
|
|
pm_update_sci(s);
|
|
break;
|
|
case 0x04:
|
|
acpi_pm1_cnt_write(&s->ar, val, s->s4_val);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
PIIX4_DPRINTF("PM writew port=0x%04x val=0x%04x\n", (unsigned int)addr,
|
|
(unsigned int)val);
|
|
}
|
|
|
|
static void pm_ioport_read(IORange *ioport, uint64_t addr, unsigned width,
|
|
uint64_t *data)
|
|
{
|
|
PIIX4PMState *s = container_of(ioport, PIIX4PMState, ioport);
|
|
uint32_t val;
|
|
|
|
switch(addr) {
|
|
case 0x00:
|
|
val = acpi_pm1_evt_get_sts(&s->ar);
|
|
break;
|
|
case 0x02:
|
|
val = s->ar.pm1.evt.en;
|
|
break;
|
|
case 0x04:
|
|
val = s->ar.pm1.cnt.cnt;
|
|
break;
|
|
case 0x08:
|
|
val = acpi_pm_tmr_get(&s->ar);
|
|
break;
|
|
default:
|
|
val = 0;
|
|
break;
|
|
}
|
|
PIIX4_DPRINTF("PM readw port=0x%04x val=0x%04x\n", (unsigned int)addr, val);
|
|
*data = val;
|
|
}
|
|
|
|
static const IORangeOps pm_iorange_ops = {
|
|
.read = pm_ioport_read,
|
|
.write = pm_ioport_write,
|
|
};
|
|
|
|
static void apm_ctrl_changed(uint32_t val, void *arg)
|
|
{
|
|
PIIX4PMState *s = arg;
|
|
|
|
/* ACPI specs 3.0, 4.7.2.5 */
|
|
acpi_pm1_cnt_update(&s->ar, val == ACPI_ENABLE, val == ACPI_DISABLE);
|
|
|
|
if (s->dev.config[0x5b] & (1 << 1)) {
|
|
if (s->smi_irq) {
|
|
qemu_irq_raise(s->smi_irq);
|
|
}
|
|
}
|
|
}
|
|
|
|
static void acpi_dbg_writel(void *opaque, uint32_t addr, uint32_t val)
|
|
{
|
|
PIIX4_DPRINTF("ACPI: DBG: 0x%08x\n", val);
|
|
}
|
|
|
|
static void pm_io_space_update(PIIX4PMState *s)
|
|
{
|
|
uint32_t pm_io_base;
|
|
|
|
if (s->dev.config[0x80] & 1) {
|
|
pm_io_base = le32_to_cpu(*(uint32_t *)(s->dev.config + 0x40));
|
|
pm_io_base &= 0xffc0;
|
|
|
|
/* XXX: need to improve memory and ioport allocation */
|
|
PIIX4_DPRINTF("PM: mapping to 0x%x\n", pm_io_base);
|
|
iorange_init(&s->ioport, &pm_iorange_ops, pm_io_base, 64);
|
|
ioport_register(&s->ioport);
|
|
}
|
|
}
|
|
|
|
static void pm_write_config(PCIDevice *d,
|
|
uint32_t address, uint32_t val, int len)
|
|
{
|
|
pci_default_write_config(d, address, val, len);
|
|
if (range_covers_byte(address, len, 0x80))
|
|
pm_io_space_update((PIIX4PMState *)d);
|
|
}
|
|
|
|
static void vmstate_pci_status_pre_save(void *opaque)
|
|
{
|
|
struct pci_status *pci0_status = opaque;
|
|
PIIX4PMState *s = container_of(pci0_status, PIIX4PMState, pci0_status);
|
|
|
|
/* We no longer track up, so build a safe value for migrating
|
|
* to a version that still does... of course these might get lost
|
|
* by an old buggy implementation, but we try. */
|
|
pci0_status->up = s->pci0_slot_device_present & s->pci0_hotplug_enable;
|
|
}
|
|
|
|
static int vmstate_acpi_post_load(void *opaque, int version_id)
|
|
{
|
|
PIIX4PMState *s = opaque;
|
|
|
|
pm_io_space_update(s);
|
|
return 0;
|
|
}
|
|
|
|
#define VMSTATE_GPE_ARRAY(_field, _state) \
|
|
{ \
|
|
.name = (stringify(_field)), \
|
|
.version_id = 0, \
|
|
.num = GPE_LEN, \
|
|
.info = &vmstate_info_uint16, \
|
|
.size = sizeof(uint16_t), \
|
|
.flags = VMS_ARRAY | VMS_POINTER, \
|
|
.offset = vmstate_offset_pointer(_state, _field, uint8_t), \
|
|
}
|
|
|
|
static const VMStateDescription vmstate_gpe = {
|
|
.name = "gpe",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.minimum_version_id_old = 1,
|
|
.fields = (VMStateField []) {
|
|
VMSTATE_GPE_ARRAY(sts, ACPIGPE),
|
|
VMSTATE_GPE_ARRAY(en, ACPIGPE),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static const VMStateDescription vmstate_pci_status = {
|
|
.name = "pci_status",
|
|
.version_id = 1,
|
|
.minimum_version_id = 1,
|
|
.minimum_version_id_old = 1,
|
|
.pre_save = vmstate_pci_status_pre_save,
|
|
.fields = (VMStateField []) {
|
|
VMSTATE_UINT32(up, struct pci_status),
|
|
VMSTATE_UINT32(down, struct pci_status),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static const VMStateDescription vmstate_acpi = {
|
|
.name = "piix4_pm",
|
|
.version_id = 2,
|
|
.minimum_version_id = 1,
|
|
.minimum_version_id_old = 1,
|
|
.post_load = vmstate_acpi_post_load,
|
|
.fields = (VMStateField []) {
|
|
VMSTATE_PCI_DEVICE(dev, PIIX4PMState),
|
|
VMSTATE_UINT16(ar.pm1.evt.sts, PIIX4PMState),
|
|
VMSTATE_UINT16(ar.pm1.evt.en, PIIX4PMState),
|
|
VMSTATE_UINT16(ar.pm1.cnt.cnt, PIIX4PMState),
|
|
VMSTATE_STRUCT(apm, PIIX4PMState, 0, vmstate_apm, APMState),
|
|
VMSTATE_TIMER(ar.tmr.timer, PIIX4PMState),
|
|
VMSTATE_INT64(ar.tmr.overflow_time, PIIX4PMState),
|
|
VMSTATE_STRUCT(ar.gpe, PIIX4PMState, 2, vmstate_gpe, ACPIGPE),
|
|
VMSTATE_STRUCT(pci0_status, PIIX4PMState, 2, vmstate_pci_status,
|
|
struct pci_status),
|
|
VMSTATE_END_OF_LIST()
|
|
}
|
|
};
|
|
|
|
static void acpi_piix_eject_slot(PIIX4PMState *s, unsigned slots)
|
|
{
|
|
BusChild *kid, *next;
|
|
BusState *bus = qdev_get_parent_bus(&s->dev.qdev);
|
|
int slot = ffs(slots) - 1;
|
|
bool slot_free = true;
|
|
|
|
/* Mark request as complete */
|
|
s->pci0_status.down &= ~(1U << slot);
|
|
|
|
QTAILQ_FOREACH_SAFE(kid, &bus->children, sibling, next) {
|
|
DeviceState *qdev = kid->child;
|
|
PCIDevice *dev = PCI_DEVICE(qdev);
|
|
PCIDeviceClass *pc = PCI_DEVICE_GET_CLASS(dev);
|
|
if (PCI_SLOT(dev->devfn) == slot) {
|
|
if (pc->no_hotplug) {
|
|
slot_free = false;
|
|
} else {
|
|
qdev_free(qdev);
|
|
}
|
|
}
|
|
}
|
|
if (slot_free) {
|
|
s->pci0_slot_device_present &= ~(1U << slot);
|
|
}
|
|
}
|
|
|
|
static void piix4_update_hotplug(PIIX4PMState *s)
|
|
{
|
|
PCIDevice *dev = &s->dev;
|
|
BusState *bus = qdev_get_parent_bus(&dev->qdev);
|
|
BusChild *kid, *next;
|
|
|
|
/* Execute any pending removes during reset */
|
|
while (s->pci0_status.down) {
|
|
acpi_piix_eject_slot(s, s->pci0_status.down);
|
|
}
|
|
|
|
s->pci0_hotplug_enable = ~0;
|
|
s->pci0_slot_device_present = 0;
|
|
|
|
QTAILQ_FOREACH_SAFE(kid, &bus->children, sibling, next) {
|
|
DeviceState *qdev = kid->child;
|
|
PCIDevice *pdev = PCI_DEVICE(qdev);
|
|
PCIDeviceClass *pc = PCI_DEVICE_GET_CLASS(pdev);
|
|
int slot = PCI_SLOT(pdev->devfn);
|
|
|
|
if (pc->no_hotplug) {
|
|
s->pci0_hotplug_enable &= ~(1U << slot);
|
|
}
|
|
|
|
s->pci0_slot_device_present |= (1U << slot);
|
|
}
|
|
}
|
|
|
|
static void piix4_reset(void *opaque)
|
|
{
|
|
PIIX4PMState *s = opaque;
|
|
uint8_t *pci_conf = s->dev.config;
|
|
|
|
pci_conf[0x58] = 0;
|
|
pci_conf[0x59] = 0;
|
|
pci_conf[0x5a] = 0;
|
|
pci_conf[0x5b] = 0;
|
|
|
|
pci_conf[0x40] = 0x01; /* PM io base read only bit */
|
|
pci_conf[0x80] = 0;
|
|
|
|
if (s->kvm_enabled) {
|
|
/* Mark SMM as already inited (until KVM supports SMM). */
|
|
pci_conf[0x5B] = 0x02;
|
|
}
|
|
piix4_update_hotplug(s);
|
|
}
|
|
|
|
static void piix4_pm_powerdown_req(Notifier *n, void *opaque)
|
|
{
|
|
PIIX4PMState *s = container_of(n, PIIX4PMState, powerdown_notifier);
|
|
|
|
assert(s != NULL);
|
|
acpi_pm1_evt_power_down(&s->ar);
|
|
}
|
|
|
|
static void piix4_pm_machine_ready(Notifier *n, void *opaque)
|
|
{
|
|
PIIX4PMState *s = container_of(n, PIIX4PMState, machine_ready);
|
|
uint8_t *pci_conf;
|
|
|
|
pci_conf = s->dev.config;
|
|
pci_conf[0x5f] = (isa_is_ioport_assigned(0x378) ? 0x80 : 0) | 0x10;
|
|
pci_conf[0x63] = 0x60;
|
|
pci_conf[0x67] = (isa_is_ioport_assigned(0x3f8) ? 0x08 : 0) |
|
|
(isa_is_ioport_assigned(0x2f8) ? 0x90 : 0);
|
|
|
|
}
|
|
|
|
static int piix4_pm_initfn(PCIDevice *dev)
|
|
{
|
|
PIIX4PMState *s = DO_UPCAST(PIIX4PMState, dev, dev);
|
|
uint8_t *pci_conf;
|
|
|
|
pci_conf = s->dev.config;
|
|
pci_conf[0x06] = 0x80;
|
|
pci_conf[0x07] = 0x02;
|
|
pci_conf[0x09] = 0x00;
|
|
pci_conf[0x3d] = 0x01; // interrupt pin 1
|
|
|
|
/* APM */
|
|
apm_init(&s->apm, apm_ctrl_changed, s);
|
|
|
|
register_ioport_write(ACPI_DBG_IO_ADDR, 4, 4, acpi_dbg_writel, s);
|
|
|
|
if (s->kvm_enabled) {
|
|
/* Mark SMM as already inited to prevent SMM from running. KVM does not
|
|
* support SMM mode. */
|
|
pci_conf[0x5B] = 0x02;
|
|
}
|
|
|
|
/* XXX: which specification is used ? The i82731AB has different
|
|
mappings */
|
|
pci_conf[0x90] = s->smb_io_base | 1;
|
|
pci_conf[0x91] = s->smb_io_base >> 8;
|
|
pci_conf[0xd2] = 0x09;
|
|
register_ioport_write(s->smb_io_base, 64, 1, smb_ioport_writeb, &s->smb);
|
|
register_ioport_read(s->smb_io_base, 64, 1, smb_ioport_readb, &s->smb);
|
|
|
|
acpi_pm_tmr_init(&s->ar, pm_tmr_timer);
|
|
acpi_gpe_init(&s->ar, GPE_LEN);
|
|
|
|
s->powerdown_notifier.notify = piix4_pm_powerdown_req;
|
|
qemu_register_powerdown_notifier(&s->powerdown_notifier);
|
|
|
|
pm_smbus_init(&s->dev.qdev, &s->smb);
|
|
s->machine_ready.notify = piix4_pm_machine_ready;
|
|
qemu_add_machine_init_done_notifier(&s->machine_ready);
|
|
qemu_register_reset(piix4_reset, s);
|
|
piix4_acpi_system_hot_add_init(dev->bus, s);
|
|
|
|
return 0;
|
|
}
|
|
|
|
i2c_bus *piix4_pm_init(PCIBus *bus, int devfn, uint32_t smb_io_base,
|
|
qemu_irq sci_irq, qemu_irq smi_irq,
|
|
int kvm_enabled, void *fw_cfg)
|
|
{
|
|
PCIDevice *dev;
|
|
PIIX4PMState *s;
|
|
|
|
dev = pci_create(bus, devfn, "PIIX4_PM");
|
|
qdev_prop_set_uint32(&dev->qdev, "smb_io_base", smb_io_base);
|
|
|
|
s = DO_UPCAST(PIIX4PMState, dev, dev);
|
|
s->irq = sci_irq;
|
|
acpi_pm1_cnt_init(&s->ar);
|
|
s->smi_irq = smi_irq;
|
|
s->kvm_enabled = kvm_enabled;
|
|
|
|
qdev_init_nofail(&dev->qdev);
|
|
|
|
if (fw_cfg) {
|
|
uint8_t suspend[6] = {128, 0, 0, 129, 128, 128};
|
|
suspend[3] = 1 | ((!s->disable_s3) << 7);
|
|
suspend[4] = s->s4_val | ((!s->disable_s4) << 7);
|
|
|
|
fw_cfg_add_file(fw_cfg, "etc/system-states", g_memdup(suspend, 6), 6);
|
|
}
|
|
|
|
return s->smb.smbus;
|
|
}
|
|
|
|
static Property piix4_pm_properties[] = {
|
|
DEFINE_PROP_UINT32("smb_io_base", PIIX4PMState, smb_io_base, 0),
|
|
DEFINE_PROP_UINT8("disable_s3", PIIX4PMState, disable_s3, 0),
|
|
DEFINE_PROP_UINT8("disable_s4", PIIX4PMState, disable_s4, 0),
|
|
DEFINE_PROP_UINT8("s4_val", PIIX4PMState, s4_val, 2),
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
};
|
|
|
|
static void piix4_pm_class_init(ObjectClass *klass, void *data)
|
|
{
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
|
PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
|
|
|
|
k->no_hotplug = 1;
|
|
k->init = piix4_pm_initfn;
|
|
k->config_write = pm_write_config;
|
|
k->vendor_id = PCI_VENDOR_ID_INTEL;
|
|
k->device_id = PCI_DEVICE_ID_INTEL_82371AB_3;
|
|
k->revision = 0x03;
|
|
k->class_id = PCI_CLASS_BRIDGE_OTHER;
|
|
dc->desc = "PM";
|
|
dc->no_user = 1;
|
|
dc->vmsd = &vmstate_acpi;
|
|
dc->props = piix4_pm_properties;
|
|
}
|
|
|
|
static TypeInfo piix4_pm_info = {
|
|
.name = "PIIX4_PM",
|
|
.parent = TYPE_PCI_DEVICE,
|
|
.instance_size = sizeof(PIIX4PMState),
|
|
.class_init = piix4_pm_class_init,
|
|
};
|
|
|
|
static void piix4_pm_register_types(void)
|
|
{
|
|
type_register_static(&piix4_pm_info);
|
|
}
|
|
|
|
type_init(piix4_pm_register_types)
|
|
|
|
static uint32_t gpe_readb(void *opaque, uint32_t addr)
|
|
{
|
|
PIIX4PMState *s = opaque;
|
|
uint32_t val = acpi_gpe_ioport_readb(&s->ar, addr);
|
|
|
|
PIIX4_DPRINTF("gpe read %x == %x\n", addr, val);
|
|
return val;
|
|
}
|
|
|
|
static void gpe_writeb(void *opaque, uint32_t addr, uint32_t val)
|
|
{
|
|
PIIX4PMState *s = opaque;
|
|
|
|
acpi_gpe_ioport_writeb(&s->ar, addr, val);
|
|
pm_update_sci(s);
|
|
|
|
PIIX4_DPRINTF("gpe write %x <== %d\n", addr, val);
|
|
}
|
|
|
|
static uint32_t pci_up_read(void *opaque, uint32_t addr)
|
|
{
|
|
PIIX4PMState *s = opaque;
|
|
uint32_t val;
|
|
|
|
/* Manufacture an "up" value to cause a device check on any hotplug
|
|
* slot with a device. Extra device checks are harmless. */
|
|
val = s->pci0_slot_device_present & s->pci0_hotplug_enable;
|
|
|
|
PIIX4_DPRINTF("pci_up_read %x\n", val);
|
|
return val;
|
|
}
|
|
|
|
static uint32_t pci_down_read(void *opaque, uint32_t addr)
|
|
{
|
|
PIIX4PMState *s = opaque;
|
|
uint32_t val = s->pci0_status.down;
|
|
|
|
PIIX4_DPRINTF("pci_down_read %x\n", val);
|
|
return val;
|
|
}
|
|
|
|
static uint32_t pci_features_read(void *opaque, uint32_t addr)
|
|
{
|
|
/* No feature defined yet */
|
|
PIIX4_DPRINTF("pci_features_read %x\n", 0);
|
|
return 0;
|
|
}
|
|
|
|
static void pciej_write(void *opaque, uint32_t addr, uint32_t val)
|
|
{
|
|
acpi_piix_eject_slot(opaque, val);
|
|
|
|
PIIX4_DPRINTF("pciej write %x <== %d\n", addr, val);
|
|
}
|
|
|
|
static uint32_t pcirmv_read(void *opaque, uint32_t addr)
|
|
{
|
|
PIIX4PMState *s = opaque;
|
|
|
|
return s->pci0_hotplug_enable;
|
|
}
|
|
|
|
static int piix4_device_hotplug(DeviceState *qdev, PCIDevice *dev,
|
|
PCIHotplugState state);
|
|
|
|
static void piix4_acpi_system_hot_add_init(PCIBus *bus, PIIX4PMState *s)
|
|
{
|
|
|
|
register_ioport_write(GPE_BASE, GPE_LEN, 1, gpe_writeb, s);
|
|
register_ioport_read(GPE_BASE, GPE_LEN, 1, gpe_readb, s);
|
|
acpi_gpe_blk(&s->ar, GPE_BASE);
|
|
|
|
register_ioport_read(PCI_UP_BASE, 4, 4, pci_up_read, s);
|
|
register_ioport_read(PCI_DOWN_BASE, 4, 4, pci_down_read, s);
|
|
|
|
register_ioport_write(PCI_EJ_BASE, 4, 4, pciej_write, s);
|
|
register_ioport_read(PCI_EJ_BASE, 4, 4, pci_features_read, s);
|
|
|
|
register_ioport_read(PCI_RMV_BASE, 4, 4, pcirmv_read, s);
|
|
|
|
pci_bus_hotplug(bus, piix4_device_hotplug, &s->dev.qdev);
|
|
}
|
|
|
|
static void enable_device(PIIX4PMState *s, int slot)
|
|
{
|
|
s->ar.gpe.sts[0] |= PIIX4_PCI_HOTPLUG_STATUS;
|
|
s->pci0_slot_device_present |= (1U << slot);
|
|
}
|
|
|
|
static void disable_device(PIIX4PMState *s, int slot)
|
|
{
|
|
s->ar.gpe.sts[0] |= PIIX4_PCI_HOTPLUG_STATUS;
|
|
s->pci0_status.down |= (1U << slot);
|
|
}
|
|
|
|
static int piix4_device_hotplug(DeviceState *qdev, PCIDevice *dev,
|
|
PCIHotplugState state)
|
|
{
|
|
int slot = PCI_SLOT(dev->devfn);
|
|
PIIX4PMState *s = DO_UPCAST(PIIX4PMState, dev,
|
|
PCI_DEVICE(qdev));
|
|
|
|
/* Don't send event when device is enabled during qemu machine creation:
|
|
* it is present on boot, no hotplug event is necessary. We do send an
|
|
* event when the device is disabled later. */
|
|
if (state == PCI_COLDPLUG_ENABLED) {
|
|
s->pci0_slot_device_present |= (1U << slot);
|
|
return 0;
|
|
}
|
|
|
|
if (state == PCI_HOTPLUG_ENABLED) {
|
|
enable_device(s, slot);
|
|
} else {
|
|
disable_device(s, slot);
|
|
}
|
|
|
|
pm_update_sci(s);
|
|
|
|
return 0;
|
|
}
|