mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
d356312fdc
The env->pstate field is a little odd since it doesn't strictly speaking represent an architectural register. However it's convenient for QEMU to use it to hold the various PSTATE architectural bits in the same format the architecture specifies for SPSR registers (since this is the same format the kernel uses for signal handlers and the KVM register). Add some structure to how we deal with it: * document what env->pstate is * add some #defines for various bits in it * add helpers for reading/writing it taking account of caching of NZCV, and use them where appropriate * reset it on startup Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 1385645602-18662-3-git-send-email-peter.maydell@linaro.org Reviewed-by: Christoffer Dall <christoffer.dall@linaro.org>
73 lines
1.9 KiB
C
73 lines
1.9 KiB
C
/*
|
|
* ARM gdb server stub: AArch64 specific functions.
|
|
*
|
|
* Copyright (c) 2013 SUSE LINUX Products GmbH
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#include "config.h"
|
|
#include "qemu-common.h"
|
|
#include "exec/gdbstub.h"
|
|
|
|
int aarch64_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
|
|
{
|
|
ARMCPU *cpu = ARM_CPU(cs);
|
|
CPUARMState *env = &cpu->env;
|
|
|
|
if (n < 31) {
|
|
/* Core integer register. */
|
|
return gdb_get_reg64(mem_buf, env->xregs[n]);
|
|
}
|
|
switch (n) {
|
|
case 31:
|
|
return gdb_get_reg64(mem_buf, env->xregs[31]);
|
|
break;
|
|
case 32:
|
|
return gdb_get_reg64(mem_buf, env->pc);
|
|
break;
|
|
case 33:
|
|
return gdb_get_reg32(mem_buf, pstate_read(env));
|
|
}
|
|
/* Unknown register. */
|
|
return 0;
|
|
}
|
|
|
|
int aarch64_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
|
|
{
|
|
ARMCPU *cpu = ARM_CPU(cs);
|
|
CPUARMState *env = &cpu->env;
|
|
uint64_t tmp;
|
|
|
|
tmp = ldq_p(mem_buf);
|
|
|
|
if (n < 31) {
|
|
/* Core integer register. */
|
|
env->xregs[n] = tmp;
|
|
return 8;
|
|
}
|
|
switch (n) {
|
|
case 31:
|
|
env->xregs[31] = tmp;
|
|
return 8;
|
|
case 32:
|
|
env->pc = tmp;
|
|
return 8;
|
|
case 33:
|
|
/* CPSR */
|
|
pstate_write(env, tmp);
|
|
return 4;
|
|
}
|
|
/* Unknown register. */
|
|
return 0;
|
|
}
|