mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-07-09 04:27:12 +00:00
2b2ae0a42e
Use new registers for the output, so that we never overlap the input address, which could happen for user-only. This avoids a "tmp = addr + 0" in that case. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Jiajie Chen <c@jia.je> Message-Id: <20230916220151.526140-3-richard.henderson@linaro.org>
42 lines
884 B
C
42 lines
884 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define LoongArch target-specific constraint sets.
|
|
*
|
|
* Copyright (c) 2021 WANG Xuerui <git@xen0n.name>
|
|
*
|
|
* Based on tcg/riscv/tcg-target-con-set.h
|
|
*
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* C_On_Im(...) defines a constraint set with <n> outputs and <m> inputs.
|
|
* Each operand should be a sequence of constraint letters as defined by
|
|
* tcg-target-con-str.h; the constraint combination is inclusive or.
|
|
*/
|
|
C_O0_I1(r)
|
|
C_O0_I2(rZ, r)
|
|
C_O0_I2(rZ, rZ)
|
|
C_O0_I2(w, r)
|
|
C_O0_I3(r, r, r)
|
|
C_O1_I1(r, r)
|
|
C_O1_I1(w, r)
|
|
C_O1_I1(w, w)
|
|
C_O1_I2(r, r, rC)
|
|
C_O1_I2(r, r, ri)
|
|
C_O1_I2(r, r, rI)
|
|
C_O1_I2(r, r, rJ)
|
|
C_O1_I2(r, r, rU)
|
|
C_O1_I2(r, r, rW)
|
|
C_O1_I2(r, r, rZ)
|
|
C_O1_I2(r, 0, rZ)
|
|
C_O1_I2(r, rZ, ri)
|
|
C_O1_I2(r, rZ, rJ)
|
|
C_O1_I2(r, rZ, rZ)
|
|
C_O1_I2(w, w, w)
|
|
C_O1_I2(w, w, wM)
|
|
C_O1_I2(w, w, wA)
|
|
C_O1_I3(w, w, w, w)
|
|
C_O1_I4(r, rZ, rJ, rZ, rZ)
|
|
C_N2_I1(r, r, r)
|