mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-09-30 08:13:48 +00:00
bef6a77f6d
Factor out the code used for setting the MTE TCF0 field from the prctl code into a convenient function. Other subsystems, like gdbstub, need to set this field as well, so keep it as a separate function to avoid duplication and ensure consistency in how this field is set across the board. Signed-off-by: Gustavo Romero <gustavo.romero@linaro.org> Message-Id: <20240628050850.536447-7-gustavo.romero@linaro.org> [AJB: clean-up includes, move MTE defines] Reviewed-by: Manos Pitsidianakis <manos.pitsidianakis@linaro.org> Signed-off-by: Alex Bennée <alex.bennee@linaro.org> Message-Id: <20240705084047.857176-36-alex.bennee@linaro.org>
33 lines
1 KiB
C
33 lines
1 KiB
C
/*
|
|
* ARM MemTag convenience functions.
|
|
*
|
|
* This code is licensed under the GNU GPL v2 or later.
|
|
*
|
|
* SPDX-License-Identifier: LGPL-2.1-or-later
|
|
*/
|
|
|
|
#ifndef AARCH64_MTE_USER_HELPER_H
|
|
#define AARCH64_MTE USER_HELPER_H
|
|
|
|
#ifndef PR_MTE_TCF_SHIFT
|
|
# define PR_MTE_TCF_SHIFT 1
|
|
# define PR_MTE_TCF_NONE (0UL << PR_MTE_TCF_SHIFT)
|
|
# define PR_MTE_TCF_SYNC (1UL << PR_MTE_TCF_SHIFT)
|
|
# define PR_MTE_TCF_ASYNC (2UL << PR_MTE_TCF_SHIFT)
|
|
# define PR_MTE_TCF_MASK (3UL << PR_MTE_TCF_SHIFT)
|
|
# define PR_MTE_TAG_SHIFT 3
|
|
# define PR_MTE_TAG_MASK (0xffffUL << PR_MTE_TAG_SHIFT)
|
|
#endif
|
|
|
|
/**
|
|
* arm_set_mte_tcf0 - Set TCF0 field in SCTLR_EL1 register
|
|
* @env: The CPU environment
|
|
* @value: The value to be set for the Tag Check Fault in EL0 field.
|
|
*
|
|
* Only SYNC and ASYNC modes can be selected. If ASYMM mode is given, the SYNC
|
|
* mode is selected instead. So, there is no way to set the ASYMM mode.
|
|
*/
|
|
void arm_set_mte_tcf0(CPUArchState *env, abi_long value);
|
|
|
|
#endif /* AARCH64_MTE_USER_HELPER_H */
|