mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-09-06 18:05:37 +00:00
![Richard Henderson](/assets/img/avatar_default.png)
Acked-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
24 lines
567 B
C
24 lines
567 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define RISC-V target-specific constraint sets.
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* C_On_Im(...) defines a constraint set with <n> outputs and <m> inputs.
|
|
* Each operand should be a sequence of constraint letters as defined by
|
|
* tcg-target-con-str.h; the constraint combination is inclusive or.
|
|
*/
|
|
C_O0_I1(r)
|
|
C_O0_I2(rZ, r)
|
|
C_O0_I2(rZ, rZ)
|
|
C_O1_I1(r, r)
|
|
C_O1_I2(r, r, ri)
|
|
C_O1_I2(r, r, rI)
|
|
C_O1_I2(r, r, rJ)
|
|
C_O1_I2(r, rZ, rN)
|
|
C_O1_I2(r, rZ, rZ)
|
|
C_N1_I2(r, r, rM)
|
|
C_O1_I4(r, r, rI, rM, rM)
|
|
C_O2_I4(r, r, rZ, rZ, rM, rM)
|