mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
df42fdd6cc
This adds 'info mem' command for RISC-V, to show virtual memory mappings that aids debugging. Rather than showing every valid PTE, the command compacts the output by merging all contiguous physical address mappings into one block and only shows the merged block mapping details. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Dr. David Alan Gilbert <dgilbert@redhat.com> Reviewed-by: Palmer Dabbelt <palmer@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
28 lines
1 KiB
Text
28 lines
1 KiB
Text
obj-y += translate.o op_helper.o cpu_helper.o cpu.o csr.o fpu_helper.o gdbstub.o
|
|
obj-$(CONFIG_SOFTMMU) += pmp.o
|
|
|
|
ifeq ($(CONFIG_SOFTMMU),y)
|
|
obj-y += monitor.o
|
|
endif
|
|
|
|
DECODETREE = $(SRC_PATH)/scripts/decodetree.py
|
|
|
|
decode32-y = $(SRC_PATH)/target/riscv/insn32.decode
|
|
decode32-$(TARGET_RISCV64) += $(SRC_PATH)/target/riscv/insn32-64.decode
|
|
|
|
decode16-y = $(SRC_PATH)/target/riscv/insn16.decode
|
|
decode16-$(TARGET_RISCV32) += $(SRC_PATH)/target/riscv/insn16-32.decode
|
|
decode16-$(TARGET_RISCV64) += $(SRC_PATH)/target/riscv/insn16-64.decode
|
|
|
|
target/riscv/decode_insn32.inc.c: $(decode32-y) $(DECODETREE)
|
|
$(call quiet-command, \
|
|
$(PYTHON) $(DECODETREE) -o $@ --static-decode decode_insn32 \
|
|
$(decode32-y), "GEN", $(TARGET_DIR)$@)
|
|
|
|
target/riscv/decode_insn16.inc.c: $(decode16-y) $(DECODETREE)
|
|
$(call quiet-command, \
|
|
$(PYTHON) $(DECODETREE) -o $@ --static-decode decode_insn16 \
|
|
--insnwidth 16 $(decode16-y), "GEN", $(TARGET_DIR)$@)
|
|
|
|
target/riscv/translate.o: target/riscv/decode_insn32.inc.c \
|
|
target/riscv/decode_insn16.inc.c
|