mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-07-21 10:24:33 +00:00
2e430e1cdc
Add helpers:
* add64_ssov: adds two 64 bit values and saturates the result.
* addr_h/_ssov: adds two halfwords with two words in q-format with rounding
/ and saturates each result independetly.
Add microcode generator:
* gen_add64_d: adds two 64 bit values.
* gen_addsub64_h: adds/subtracts one halfwords with a word and adds/
subtracts another halftword with another word.
* gen_madd_h/s_h: multiply four halfwords, add each result left justfied
to two word values / and saturate each result.
* gen_maddm_h/s_h: multiply four halfwords, add each result left justfied
to two words values in q-format / and saturate each
result.
* gen_maddr32/64_h/s_h: multiply four halfwords, add each result left
justfied to two halftwords/words values in q-format
/ and saturate each result.
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Reviewed-by: Richard Henderson <rth@twiddle.net>
120 lines
5.4 KiB
C
120 lines
5.4 KiB
C
/*
|
|
* Copyright (c) 2012-2014 Bastian Koppelmann C-Lab/University Paderborn
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/* Arithmetic */
|
|
DEF_HELPER_3(add_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_3(add64_ssov, i64, env, i64, i64)
|
|
DEF_HELPER_3(add_suov, i32, env, i32, i32)
|
|
DEF_HELPER_3(add_h_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_3(add_h_suov, i32, env, i32, i32)
|
|
DEF_HELPER_4(addr_h_ssov, i32, env, i64, i32, i32)
|
|
DEF_HELPER_3(sub_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_3(sub_suov, i32, env, i32, i32)
|
|
DEF_HELPER_3(sub_h_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_3(sub_h_suov, i32, env, i32, i32)
|
|
DEF_HELPER_3(mul_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_3(mul_suov, i32, env, i32, i32)
|
|
DEF_HELPER_3(sha_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_3(absdif_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_4(madd32_ssov, i32, env, i32, i32, i32)
|
|
DEF_HELPER_4(madd32_suov, i32, env, i32, i32, i32)
|
|
DEF_HELPER_4(madd64_ssov, i64, env, i32, i64, i32)
|
|
DEF_HELPER_4(madd64_suov, i64, env, i32, i64, i32)
|
|
DEF_HELPER_4(msub32_ssov, i32, env, i32, i32, i32)
|
|
DEF_HELPER_4(msub32_suov, i32, env, i32, i32, i32)
|
|
DEF_HELPER_4(msub64_ssov, i64, env, i32, i64, i32)
|
|
DEF_HELPER_4(msub64_suov, i64, env, i32, i64, i32)
|
|
DEF_HELPER_3(absdif_h_ssov, i32, env, i32, i32)
|
|
DEF_HELPER_2(abs_ssov, i32, env, i32)
|
|
DEF_HELPER_2(abs_h_ssov, i32, env, i32)
|
|
/* hword/byte arithmetic */
|
|
DEF_HELPER_2(abs_b, i32, env, i32)
|
|
DEF_HELPER_2(abs_h, i32, env, i32)
|
|
DEF_HELPER_3(absdif_b, i32, env, i32, i32)
|
|
DEF_HELPER_3(absdif_h, i32, env, i32, i32)
|
|
DEF_HELPER_4(addr_h, i32, env, i64, i32, i32)
|
|
DEF_HELPER_3(add_b, i32, env, i32, i32)
|
|
DEF_HELPER_3(add_h, i32, env, i32, i32)
|
|
DEF_HELPER_3(sub_b, i32, env, i32, i32)
|
|
DEF_HELPER_3(sub_h, i32, env, i32, i32)
|
|
DEF_HELPER_FLAGS_2(eq_b, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(eq_h, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(eqany_b, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(eqany_h, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(lt_b, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(lt_bu, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(lt_h, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(lt_hu, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(max_b, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(max_bu, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(max_h, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(max_hu, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(ixmax, TCG_CALL_NO_RWG_SE, i64, i64, i32)
|
|
DEF_HELPER_FLAGS_2(ixmax_u, TCG_CALL_NO_RWG_SE, i64, i64, i32)
|
|
DEF_HELPER_FLAGS_2(min_b, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(min_bu, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(min_h, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(min_hu, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(ixmin, TCG_CALL_NO_RWG_SE, i64, i64, i32)
|
|
DEF_HELPER_FLAGS_2(ixmin_u, TCG_CALL_NO_RWG_SE, i64, i64, i32)
|
|
/* count leading ... */
|
|
DEF_HELPER_FLAGS_1(clo, TCG_CALL_NO_RWG_SE, i32, i32)
|
|
DEF_HELPER_FLAGS_1(clo_h, TCG_CALL_NO_RWG_SE, i32, i32)
|
|
DEF_HELPER_FLAGS_1(clz, TCG_CALL_NO_RWG_SE, i32, i32)
|
|
DEF_HELPER_FLAGS_1(clz_h, TCG_CALL_NO_RWG_SE, i32, i32)
|
|
DEF_HELPER_FLAGS_1(cls, TCG_CALL_NO_RWG_SE, i32, i32)
|
|
DEF_HELPER_FLAGS_1(cls_h, TCG_CALL_NO_RWG_SE, i32, i32)
|
|
/* sh */
|
|
DEF_HELPER_FLAGS_2(sh, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_2(sh_h, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_3(sha, i32, env, i32, i32)
|
|
DEF_HELPER_2(sha_h, i32, i32, i32)
|
|
/* merge/split/parity */
|
|
DEF_HELPER_FLAGS_2(bmerge, TCG_CALL_NO_RWG_SE, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_1(bsplit, TCG_CALL_NO_RWG_SE, i64, i32)
|
|
DEF_HELPER_FLAGS_1(parity, TCG_CALL_NO_RWG_SE, i32, i32)
|
|
/* float */
|
|
DEF_HELPER_FLAGS_4(pack, TCG_CALL_NO_RWG_SE, i32, i32, i32, i32, i32)
|
|
DEF_HELPER_1(unpack, i64, i32)
|
|
/* dvinit */
|
|
DEF_HELPER_3(dvinit_b_13, i64, env, i32, i32)
|
|
DEF_HELPER_3(dvinit_b_131, i64, env, i32, i32)
|
|
DEF_HELPER_3(dvinit_h_13, i64, env, i32, i32)
|
|
DEF_HELPER_3(dvinit_h_131, i64, env, i32, i32)
|
|
DEF_HELPER_FLAGS_2(dvadj, TCG_CALL_NO_RWG_SE, i64, i64, i32)
|
|
DEF_HELPER_FLAGS_2(dvstep, TCG_CALL_NO_RWG_SE, i64, i64, i32)
|
|
DEF_HELPER_FLAGS_2(dvstep_u, TCG_CALL_NO_RWG_SE, i64, i64, i32)
|
|
/* mulh */
|
|
DEF_HELPER_FLAGS_5(mul_h, TCG_CALL_NO_RWG_SE, i64, i32, i32, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_5(mulm_h, TCG_CALL_NO_RWG_SE, i64, i32, i32, i32, i32, i32)
|
|
DEF_HELPER_FLAGS_5(mulr_h, TCG_CALL_NO_RWG_SE, i32, i32, i32, i32, i32, i32)
|
|
/* CSA */
|
|
DEF_HELPER_2(call, void, env, i32)
|
|
DEF_HELPER_1(ret, void, env)
|
|
DEF_HELPER_2(bisr, void, env, i32)
|
|
DEF_HELPER_1(rfe, void, env)
|
|
DEF_HELPER_2(ldlcx, void, env, i32)
|
|
DEF_HELPER_2(lducx, void, env, i32)
|
|
DEF_HELPER_2(stlcx, void, env, i32)
|
|
DEF_HELPER_2(stucx, void, env, i32)
|
|
/* Address mode helper */
|
|
DEF_HELPER_1(br_update, i32, i32)
|
|
DEF_HELPER_2(circ_update, i32, i32, i32)
|
|
/* PSW cache helper */
|
|
DEF_HELPER_2(psw_write, void, env, i32)
|
|
DEF_HELPER_1(psw_read, i32, env)
|