mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
2eaeb7d593
Allow TLB to be tagged with VMID. If stage-1 is only supported, VMID is set to -1 and ignored from STE and CMD_TLBI_NH* cmds. Update smmu_iotlb_insert trace event to have vmid. Signed-off-by: Mostafa Saleh <smostafa@google.com> Reviewed-by: Eric Auger <eric.auger@redhat.com> Tested-by: Eric Auger <eric.auger@redhat.com> Tested-by: Jean-Philippe Brucker <jean-philippe@linaro.org> Message-id: 20230516203327.2051088-8-smostafa@google.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
149 lines
4.4 KiB
C
149 lines
4.4 KiB
C
/*
|
|
* ARM SMMU support - Internal API
|
|
*
|
|
* Copyright (c) 2017 Red Hat, Inc.
|
|
* Copyright (C) 2014-2016 Broadcom Corporation
|
|
* Written by Prem Mallappa, Eric Auger
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef HW_ARM_SMMU_INTERNAL_H
|
|
#define HW_ARM_SMMU_INTERNAL_H
|
|
|
|
#define TBI0(tbi) ((tbi) & 0x1)
|
|
#define TBI1(tbi) ((tbi) & 0x2 >> 1)
|
|
|
|
/* PTE Manipulation */
|
|
|
|
#define ARM_LPAE_PTE_TYPE_SHIFT 0
|
|
#define ARM_LPAE_PTE_TYPE_MASK 0x3
|
|
|
|
#define ARM_LPAE_PTE_TYPE_BLOCK 1
|
|
#define ARM_LPAE_PTE_TYPE_TABLE 3
|
|
|
|
#define ARM_LPAE_L3_PTE_TYPE_RESERVED 1
|
|
#define ARM_LPAE_L3_PTE_TYPE_PAGE 3
|
|
|
|
#define ARM_LPAE_PTE_VALID (1 << 0)
|
|
|
|
#define PTE_ADDRESS(pte, shift) \
|
|
(extract64(pte, shift, 47 - shift + 1) << shift)
|
|
|
|
#define is_invalid_pte(pte) (!(pte & ARM_LPAE_PTE_VALID))
|
|
|
|
#define is_reserved_pte(pte, level) \
|
|
((level == 3) && \
|
|
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_L3_PTE_TYPE_RESERVED))
|
|
|
|
#define is_block_pte(pte, level) \
|
|
((level < 3) && \
|
|
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_PTE_TYPE_BLOCK))
|
|
|
|
#define is_table_pte(pte, level) \
|
|
((level < 3) && \
|
|
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_PTE_TYPE_TABLE))
|
|
|
|
#define is_page_pte(pte, level) \
|
|
((level == 3) && \
|
|
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_L3_PTE_TYPE_PAGE))
|
|
|
|
/* access permissions */
|
|
|
|
#define PTE_AP(pte) \
|
|
(extract64(pte, 6, 2))
|
|
|
|
#define PTE_APTABLE(pte) \
|
|
(extract64(pte, 61, 2))
|
|
|
|
#define PTE_AF(pte) \
|
|
(extract64(pte, 10, 1))
|
|
/*
|
|
* TODO: At the moment all transactions are considered as privileged (EL1)
|
|
* as IOMMU translation callback does not pass user/priv attributes.
|
|
*/
|
|
#define is_permission_fault(ap, perm) \
|
|
(((perm) & IOMMU_WO) && ((ap) & 0x2))
|
|
|
|
#define is_permission_fault_s2(s2ap, perm) \
|
|
(!(((s2ap) & (perm)) == (perm)))
|
|
|
|
#define PTE_AP_TO_PERM(ap) \
|
|
(IOMMU_ACCESS_FLAG(true, !((ap) & 0x2)))
|
|
|
|
/* Level Indexing */
|
|
|
|
static inline int level_shift(int level, int granule_sz)
|
|
{
|
|
return granule_sz + (3 - level) * (granule_sz - 3);
|
|
}
|
|
|
|
static inline uint64_t level_page_mask(int level, int granule_sz)
|
|
{
|
|
return ~(MAKE_64BIT_MASK(0, level_shift(level, granule_sz)));
|
|
}
|
|
|
|
static inline
|
|
uint64_t iova_level_offset(uint64_t iova, int inputsize,
|
|
int level, int gsz)
|
|
{
|
|
return ((iova & MAKE_64BIT_MASK(0, inputsize)) >> level_shift(level, gsz)) &
|
|
MAKE_64BIT_MASK(0, gsz - 3);
|
|
}
|
|
|
|
/* FEAT_LPA2 and FEAT_TTST are not implemented. */
|
|
static inline int get_start_level(int sl0 , int granule_sz)
|
|
{
|
|
/* ARM DDI0487I.a: Table D8-12. */
|
|
if (granule_sz == 12) {
|
|
return 2 - sl0;
|
|
}
|
|
/* ARM DDI0487I.a: Table D8-22 and Table D8-31. */
|
|
return 3 - sl0;
|
|
}
|
|
|
|
/*
|
|
* Index in a concatenated first level stage-2 page table.
|
|
* ARM DDI0487I.a: D8.2.2 Concatenated translation tables.
|
|
*/
|
|
static inline int pgd_concat_idx(int start_level, int granule_sz,
|
|
dma_addr_t ipa)
|
|
{
|
|
uint64_t ret;
|
|
/*
|
|
* Get the number of bits handled by next levels, then any extra bits in
|
|
* the address should index the concatenated tables. This relation can be
|
|
* deduced from tables in ARM DDI0487I.a: D8.2.7-9
|
|
*/
|
|
int shift = level_shift(start_level - 1, granule_sz);
|
|
|
|
ret = ipa >> shift;
|
|
return ret;
|
|
}
|
|
|
|
#define SMMU_IOTLB_ASID(key) ((key).asid)
|
|
#define SMMU_IOTLB_VMID(key) ((key).vmid)
|
|
|
|
typedef struct SMMUIOTLBPageInvInfo {
|
|
int asid;
|
|
int vmid;
|
|
uint64_t iova;
|
|
uint64_t mask;
|
|
} SMMUIOTLBPageInvInfo;
|
|
|
|
typedef struct SMMUSIDRange {
|
|
uint32_t start;
|
|
uint32_t end;
|
|
} SMMUSIDRange;
|
|
|
|
#endif
|