mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
c0d4eb8352
The nRF51 contains three regions of non-volatile memory (NVM):
- CODE (R/W): contains code
- FICR (R): Factory information like code size, chip id etc.
- UICR (R/W): Changeable configuration data. Lock bits, Code
protection configuration, Bootloader address, Nordic SoftRadio
configuration, Firmware configuration.
Read and write access to the memories is managed by the
Non-volatile memory controller.
Memory schema:
[ CPU ] -+- [ NVM, either FICR, UICR or CODE ]
| |
\- [ NVMC ]
Signed-off-by: Steffen Görtz <contrib@steffen-goertz.de>
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
Tested-by: Joel Stanley <joel@jms.id.au>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20190201023357.22596-2-stefanha@redhat.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
8 lines
294 B
Text
8 lines
294 B
Text
common-obj-$(CONFIG_DS1225Y) += ds1225y.o
|
|
common-obj-y += eeprom93xx.o
|
|
common-obj-$(CONFIG_AT24C) += eeprom_at24c.o
|
|
common-obj-y += fw_cfg.o
|
|
common-obj-y += chrp_nvram.o
|
|
common-obj-$(CONFIG_MAC_NVRAM) += mac_nvram.o
|
|
obj-$(CONFIG_PSERIES) += spapr_nvram.o
|
|
obj-$(CONFIG_NRF51_SOC) += nrf51_nvm.o
|