mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
0a5b5acdf2
ACPI spec provides a scheme to associate "Generic Initiators" [1] (e.g. heterogeneous processors and accelerators, GPUs, and I/O devices with integrated compute or DMA engines GPUs) with Proximity Domains. This is achieved using Generic Initiator Affinity Structure in SRAT. During bootup, Linux kernel parse the ACPI SRAT to determine the PXM ids and create a NUMA node for each unique PXM ID encountered. Qemu currently do not implement these structures while building SRAT. Add GI structures while building VM ACPI SRAT. The association between device and node are stored using acpi-generic-initiator object. Lookup presence of all such objects and use them to build these structures. The structure needs a PCI device handle [2] that consists of the device BDF. The vfio-pci device corresponding to the acpi-generic-initiator object is located to determine the BDF. [1] ACPI Spec 6.3, Section 5.2.16.6 [2] ACPI Spec 6.3, Table 5.80 Cc: Jonathan Cameron <qemu-devel@nongnu.org> Cc: Alex Williamson <alex.williamson@redhat.com> Cc: Cedric Le Goater <clg@redhat.com> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Signed-off-by: Ankit Agrawal <ankita@nvidia.com> Message-Id: <20240308145525.10886-3-ankita@nvidia.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
114 lines
3.1 KiB
C
114 lines
3.1 KiB
C
#ifndef SYSEMU_NUMA_H
|
|
#define SYSEMU_NUMA_H
|
|
|
|
#include "qemu/bitmap.h"
|
|
#include "qapi/qapi-types-machine.h"
|
|
#include "exec/cpu-common.h"
|
|
|
|
struct CPUArchId;
|
|
|
|
#define MAX_NODES 128
|
|
#define NUMA_NODE_UNASSIGNED MAX_NODES
|
|
#define NUMA_DISTANCE_MIN 10
|
|
#define NUMA_DISTANCE_DEFAULT 20
|
|
#define NUMA_DISTANCE_MAX 254
|
|
#define NUMA_DISTANCE_UNREACHABLE 255
|
|
|
|
/* the value of AcpiHmatLBInfo flags */
|
|
enum {
|
|
HMAT_LB_MEM_MEMORY = 0,
|
|
HMAT_LB_MEM_CACHE_1ST_LEVEL = 1,
|
|
HMAT_LB_MEM_CACHE_2ND_LEVEL = 2,
|
|
HMAT_LB_MEM_CACHE_3RD_LEVEL = 3,
|
|
HMAT_LB_LEVELS /* must be the last entry */
|
|
};
|
|
|
|
/* the value of AcpiHmatLBInfo data type */
|
|
enum {
|
|
HMAT_LB_DATA_ACCESS_LATENCY = 0,
|
|
HMAT_LB_DATA_READ_LATENCY = 1,
|
|
HMAT_LB_DATA_WRITE_LATENCY = 2,
|
|
HMAT_LB_DATA_ACCESS_BANDWIDTH = 3,
|
|
HMAT_LB_DATA_READ_BANDWIDTH = 4,
|
|
HMAT_LB_DATA_WRITE_BANDWIDTH = 5,
|
|
HMAT_LB_TYPES /* must be the last entry */
|
|
};
|
|
|
|
#define UINT16_BITS 16
|
|
|
|
struct NodeInfo {
|
|
uint64_t node_mem;
|
|
struct HostMemoryBackend *node_memdev;
|
|
bool present;
|
|
bool has_cpu;
|
|
bool has_gi;
|
|
uint8_t lb_info_provided;
|
|
uint16_t initiator;
|
|
uint8_t distance[MAX_NODES];
|
|
};
|
|
|
|
struct NumaNodeMem {
|
|
uint64_t node_mem;
|
|
uint64_t node_plugged_mem;
|
|
};
|
|
|
|
struct HMAT_LB_Data {
|
|
uint8_t initiator;
|
|
uint8_t target;
|
|
uint64_t data;
|
|
};
|
|
typedef struct HMAT_LB_Data HMAT_LB_Data;
|
|
|
|
struct HMAT_LB_Info {
|
|
/* Indicates it's memory or the specified level memory side cache. */
|
|
uint8_t hierarchy;
|
|
|
|
/* Present the type of data, access/read/write latency or bandwidth. */
|
|
uint8_t data_type;
|
|
|
|
/* The range bitmap of bandwidth for calculating common base */
|
|
uint64_t range_bitmap;
|
|
|
|
/* The common base unit for latencies or bandwidths */
|
|
uint64_t base;
|
|
|
|
/* Array to store the latencies or bandwidths */
|
|
GArray *list;
|
|
};
|
|
typedef struct HMAT_LB_Info HMAT_LB_Info;
|
|
|
|
struct NumaState {
|
|
/* Number of NUMA nodes */
|
|
int num_nodes;
|
|
|
|
/* Allow setting NUMA distance for different NUMA nodes */
|
|
bool have_numa_distance;
|
|
|
|
/* Detect if HMAT support is enabled. */
|
|
bool hmat_enabled;
|
|
|
|
/* NUMA nodes information */
|
|
NodeInfo nodes[MAX_NODES];
|
|
|
|
/* NUMA nodes HMAT Locality Latency and Bandwidth Information */
|
|
HMAT_LB_Info *hmat_lb[HMAT_LB_LEVELS][HMAT_LB_TYPES];
|
|
|
|
/* Memory Side Cache Information Structure */
|
|
NumaHmatCacheOptions *hmat_cache[MAX_NODES][HMAT_LB_LEVELS];
|
|
};
|
|
typedef struct NumaState NumaState;
|
|
|
|
void set_numa_options(MachineState *ms, NumaOptions *object, Error **errp);
|
|
void parse_numa_opts(MachineState *ms);
|
|
void parse_numa_hmat_lb(NumaState *numa_state, NumaHmatLBOptions *node,
|
|
Error **errp);
|
|
void parse_numa_hmat_cache(MachineState *ms, NumaHmatCacheOptions *node,
|
|
Error **errp);
|
|
void numa_complete_configuration(MachineState *ms);
|
|
void query_numa_node_mem(NumaNodeMem node_mem[], MachineState *ms);
|
|
extern QemuOptsList qemu_numa_opts;
|
|
void numa_cpu_pre_plug(const struct CPUArchId *slot, DeviceState *dev,
|
|
Error **errp);
|
|
bool numa_uses_legacy_mem(void);
|
|
|
|
#endif
|