system/qemu
system/qemu
1
0
Fork 0
mirror of https://gitlab.com/qemu-project/qemu synced 2024-10-07 03:29:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

tcg/loongarch64: Support LASX in tcg_out_addsub_vec

Browse source 
Reviewed-by: Song Gao <gaosong@loongson.cn>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2024-05-27 19:40:16 +00:00
parent ce37579571
commit cbf5a8f150
1 changed files with 20 additions and 16 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

36
tcg/loongarch64/tcg-target.c.inc
View file

@ -1758,21 +1758,25 @@ static void tcg_out_dupi_vec(TCGContext *s, TCGType type, unsigned vece,
tcg_out_dup_vec(s, type, vece, rd, TCG_REG_TMP0); tcg_out_dup_vec(s, type, vece, rd, TCG_REG_TMP0);
} }
static void tcg_out_addsub_vec(TCGContext *s, unsigned vece, const TCGArg a0, static void tcg_out_addsub_vec(TCGContext *s, bool lasx, unsigned vece,
const TCGArg a1, const TCGArg a2, TCGArg a0, TCGArg a1, TCGArg a2,
bool a2_is_const, bool is_add) bool a2_is_const, bool is_add)
{ {
static const LoongArchInsn add_vec_insn[4] = { static const LoongArchInsn add_vec_insn[2][4] = {
OPC_VADD_B, OPC_VADD_H, OPC_VADD_W, OPC_VADD_D { OPC_VADD_B, OPC_VADD_H, OPC_VADD_W, OPC_VADD_D },
{ OPC_XVADD_B, OPC_XVADD_H, OPC_XVADD_W, OPC_XVADD_D },
}; };
static const LoongArchInsn add_vec_imm_insn[4] = { static const LoongArchInsn add_vec_imm_insn[2][4] = {
OPC_VADDI_BU, OPC_VADDI_HU, OPC_VADDI_WU, OPC_VADDI_DU { OPC_VADDI_BU, OPC_VADDI_HU, OPC_VADDI_WU, OPC_VADDI_DU },
{ OPC_XVADDI_BU, OPC_XVADDI_HU, OPC_XVADDI_WU, OPC_XVADDI_DU },
}; };
static const LoongArchInsn sub_vec_insn[4] = { static const LoongArchInsn sub_vec_insn[2][4] = {
OPC_VSUB_B, OPC_VSUB_H, OPC_VSUB_W, OPC_VSUB_D { OPC_VSUB_B, OPC_VSUB_H, OPC_VSUB_W, OPC_VSUB_D },
{ OPC_XVSUB_B, OPC_XVSUB_H, OPC_XVSUB_W, OPC_XVSUB_D },
}; };
static const LoongArchInsn sub_vec_imm_insn[4] = { static const LoongArchInsn sub_vec_imm_insn[2][4] = {
OPC_VSUBI_BU, OPC_VSUBI_HU, OPC_VSUBI_WU, OPC_VSUBI_DU { OPC_VSUBI_BU, OPC_VSUBI_HU, OPC_VSUBI_WU, OPC_VSUBI_DU },
{ OPC_XVSUBI_BU, OPC_XVSUBI_HU, OPC_XVSUBI_WU, OPC_XVSUBI_DU },
}; };
LoongArchInsn insn; LoongArchInsn insn;
@ -1783,10 +1787,10 @@ static void tcg_out_addsub_vec(TCGContext *s, unsigned vece, const TCGArg a0,
value = -value; value = -value;
} }
if (value < 0) { if (value < 0) {
insn = sub_vec_imm_insn[vece]; insn = sub_vec_imm_insn[lasx][vece];
value = -value; value = -value;
} else { } else {
insn = add_vec_imm_insn[vece]; insn = add_vec_imm_insn[lasx][vece];
} }
/* Constraint TCG_CT_CONST_VADD ensures validity. */ /* Constraint TCG_CT_CONST_VADD ensures validity. */
@ -1797,9 +1801,9 @@ static void tcg_out_addsub_vec(TCGContext *s, unsigned vece, const TCGArg a0,
} }
if (is_add) { if (is_add) {
insn = add_vec_insn[vece]; insn = add_vec_insn[lasx][vece];
} else { } else {
insn = sub_vec_insn[vece]; insn = sub_vec_insn[lasx][vece];
} }
tcg_out32(s, encode_vdvjvk_insn(insn, a0, a1, a2)); tcg_out32(s, encode_vdvjvk_insn(insn, a0, a1, a2));
} }
@ -1963,10 +1967,10 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc,
} }
break; break;
case INDEX_op_add_vec: case INDEX_op_add_vec:
tcg_out_addsub_vec(s, vece, a0, a1, a2, const_args[2], true); tcg_out_addsub_vec(s, false, vece, a0, a1, a2, const_args[2], true);
break; break;
case INDEX_op_sub_vec: case INDEX_op_sub_vec:
tcg_out_addsub_vec(s, vece, a0, a1, a2, const_args[2], false); tcg_out_addsub_vec(s, false, vece, a0, a1, a2, const_args[2], false);
break; break;
case INDEX_op_neg_vec: case INDEX_op_neg_vec:
tcg_out32(s, encode_vdvj_insn(neg_vec_insn[vece], a0, a1)); tcg_out32(s, encode_vdvj_insn(neg_vec_insn[vece], a0, a1));