mirror of
https://gitlab.com/qemu-project/qemu
synced 2024-11-05 20:35:44 +00:00
tcg-ppc64: Improve and_i32 with constant
Use RLWINM Reviewed-by: Aurelien Jarno <aurelien@aurel32.net> Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
parent
dce74c57bb
commit
a9249dff4d
2 changed files with 53 additions and 3 deletions
|
@ -527,6 +527,48 @@ static void tcg_out_movi(TCGContext *s, TCGType type, TCGReg ret,
|
|||
}
|
||||
}
|
||||
|
||||
static inline bool mask_operand(uint32_t c, int *mb, int *me)
|
||||
{
|
||||
uint32_t lsb, test;
|
||||
|
||||
/* Accept a bit pattern like:
|
||||
0....01....1
|
||||
1....10....0
|
||||
0..01..10..0
|
||||
Keep track of the transitions. */
|
||||
if (c == 0 || c == -1) {
|
||||
return false;
|
||||
}
|
||||
test = c;
|
||||
lsb = test & -test;
|
||||
test += lsb;
|
||||
if (test & (test - 1)) {
|
||||
return false;
|
||||
}
|
||||
|
||||
*me = clz32(lsb);
|
||||
*mb = test ? clz32(test & -test) + 1 : 0;
|
||||
return true;
|
||||
}
|
||||
|
||||
static void tcg_out_andi32(TCGContext *s, TCGReg dst, TCGReg src, uint32_t c)
|
||||
{
|
||||
int mb, me;
|
||||
|
||||
if ((c & 0xffff) == c) {
|
||||
tcg_out32(s, ANDI | SAI(src, dst, c));
|
||||
return;
|
||||
} else if ((c & 0xffff0000) == c) {
|
||||
tcg_out32(s, ANDIS | SAI(src, dst, c >> 16));
|
||||
return;
|
||||
} else if (mask_operand(c, &mb, &me)) {
|
||||
tcg_out_rlw(s, RLWINM, dst, src, 0, mb, me);
|
||||
} else {
|
||||
tcg_out_movi(s, TCG_TYPE_I32, 0, c);
|
||||
tcg_out32(s, AND | SAB(src, dst, 0));
|
||||
}
|
||||
}
|
||||
|
||||
static void tcg_out_zori32(TCGContext *s, TCGReg dst, TCGReg src, uint32_t c,
|
||||
int op_lo, int op_hi)
|
||||
{
|
||||
|
@ -1352,8 +1394,14 @@ static void tcg_out_op (TCGContext *s, TCGOpcode opc, const TCGArg *args,
|
|||
}
|
||||
break;
|
||||
|
||||
case INDEX_op_and_i64:
|
||||
case INDEX_op_and_i32:
|
||||
if (const_args[2]) {
|
||||
tcg_out_andi32(s, args[0], args[1], args[2]);
|
||||
} else {
|
||||
tcg_out32(s, AND | SAB(args[1], args[0], args[2]));
|
||||
}
|
||||
break;
|
||||
case INDEX_op_and_i64:
|
||||
if (const_args[2]) {
|
||||
if ((args[2] & 0xffff) == args[2]) {
|
||||
tcg_out32(s, ANDI | SAI(args[1], args[0], args[2]));
|
||||
|
|
|
@ -67,13 +67,15 @@ typedef enum {
|
|||
#define TCG_TARGET_STACK_ALIGN 16
|
||||
#define TCG_TARGET_CALL_STACK_OFFSET 48
|
||||
|
||||
/* optional instructions automatically implemented */
|
||||
#define TCG_TARGET_HAS_ext8u_i32 0 /* andi */
|
||||
#define TCG_TARGET_HAS_ext16u_i32 0
|
||||
|
||||
/* optional instructions */
|
||||
#define TCG_TARGET_HAS_div_i32 1
|
||||
#define TCG_TARGET_HAS_rot_i32 0
|
||||
#define TCG_TARGET_HAS_ext8s_i32 1
|
||||
#define TCG_TARGET_HAS_ext16s_i32 1
|
||||
#define TCG_TARGET_HAS_ext8u_i32 0
|
||||
#define TCG_TARGET_HAS_ext16u_i32 0
|
||||
#define TCG_TARGET_HAS_bswap16_i32 0
|
||||
#define TCG_TARGET_HAS_bswap32_i32 0
|
||||
#define TCG_TARGET_HAS_not_i32 1
|
||||
|
|
Loading…
Reference in a new issue