system/qemu
system/qemu
1
0
Fork 0
mirror of https://gitlab.com/qemu-project/qemu synced 2024-07-22 02:44:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

tcg/loongarch64: Split out vdvjvk in tcg_out_vec_op

Browse source 
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2024-05-27 19:57:12 +00:00
parent cbf5a8f150
commit 604ba8176c
1 changed files with 63 additions and 56 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

119
tcg/loongarch64/tcg-target.c.inc
View file

@ -1900,49 +1900,55 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc,
tcg_out_ld(s, type, a0, a1, a2); tcg_out_ld(s, type, a0, a1, a2);
break; break;
case INDEX_op_and_vec: case INDEX_op_and_vec:
tcg_out_opc_vand_v(s, a0, a1, a2); insn = OPC_VAND_V;
break; goto vdvjvk;
case INDEX_op_andc_vec: case INDEX_op_andc_vec:
/* /*
* vandn vd, vj, vk: vd = vk & ~vj * vandn vd, vj, vk: vd = vk & ~vj
* andc_vec vd, vj, vk: vd = vj & ~vk * andc_vec vd, vj, vk: vd = vj & ~vk
* vk and vk are swapped * vj and vk are swapped
*/ */
tcg_out_opc_vandn_v(s, a0, a2, a1); a1 = a2;
break; a2 = args[1];
insn = OPC_VANDN_V;
goto vdvjvk;
case INDEX_op_or_vec: case INDEX_op_or_vec:
tcg_out_opc_vor_v(s, a0, a1, a2); insn = OPC_VOR_V;
break; goto vdvjvk;
case INDEX_op_orc_vec: case INDEX_op_orc_vec:
tcg_out_opc_vorn_v(s, a0, a1, a2); insn = OPC_VORN_V;
break; goto vdvjvk;
case INDEX_op_xor_vec: case INDEX_op_xor_vec:
tcg_out_opc_vxor_v(s, a0, a1, a2); insn = OPC_VXOR_V;
break; goto vdvjvk;
case INDEX_op_nor_vec:
tcg_out_opc_vnor_v(s, a0, a1, a2);
break;
case INDEX_op_not_vec: case INDEX_op_not_vec:
tcg_out_opc_vnor_v(s, a0, a1, a1); a2 = a1;
break; /* fall through */
case INDEX_op_nor_vec:
insn = OPC_VNOR_V;
goto vdvjvk;
case INDEX_op_cmp_vec: case INDEX_op_cmp_vec:
{ {
TCGCond cond = args[3]; TCGCond cond = args[3];
if (const_args[2]) { if (const_args[2]) {
/* /*
* cmp_vec dest, src, value * cmp_vec dest, src, value
* Try vseqi/vslei/vslti * Try vseqi/vslei/vslti
*/ */
int64_t value = sextract64(a2, 0, 8 << vece); int64_t value = sextract64(a2, 0, 8 << vece);
if ((cond == TCG_COND_EQ || cond == TCG_COND_LE || \ if ((cond == TCG_COND_EQ ||
cond == TCG_COND_LT) && (-0x10 <= value && value <= 0x0f)) { cond == TCG_COND_LE ||
tcg_out32(s, encode_vdvjsk5_insn(cmp_vec_imm_insn[cond][vece], \ cond == TCG_COND_LT) &&
a0, a1, value)); (-0x10 <= value && value <= 0x0f)) {
insn = cmp_vec_imm_insn[cond][vece];
tcg_out32(s, encode_vdvjsk5_insn(insn, a0, a1, value));
break; break;
} else if ((cond == TCG_COND_LEU || cond == TCG_COND_LTU) && } else if ((cond == TCG_COND_LEU ||
(0x00 <= value && value <= 0x1f)) { cond == TCG_COND_LTU) &&
tcg_out32(s, encode_vdvjuk5_insn(cmp_vec_imm_insn[cond][vece], \ (0x00 <= value && value <= 0x1f)) {
a0, a1, value)); insn = cmp_vec_imm_insn[cond][vece];
tcg_out32(s, encode_vdvjuk5_insn(insn, a0, a1, value));
break; break;
} }
@ -1963,9 +1969,8 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc,
insn = cmp_vec_insn[cond][vece]; insn = cmp_vec_insn[cond][vece];
tcg_debug_assert(insn != 0); tcg_debug_assert(insn != 0);
} }
tcg_out32(s, encode_vdvjvk_insn(insn, a0, a1, a2));
} }
break; goto vdvjvk;
case INDEX_op_add_vec: case INDEX_op_add_vec:
tcg_out_addsub_vec(s, false, vece, a0, a1, a2, const_args[2], true); tcg_out_addsub_vec(s, false, vece, a0, a1, a2, const_args[2], true);
break; break;
@ -1976,41 +1981,41 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc,
tcg_out32(s, encode_vdvj_insn(neg_vec_insn[vece], a0, a1)); tcg_out32(s, encode_vdvj_insn(neg_vec_insn[vece], a0, a1));
break; break;
case INDEX_op_mul_vec: case INDEX_op_mul_vec:
tcg_out32(s, encode_vdvjvk_insn(mul_vec_insn[vece], a0, a1, a2)); insn = mul_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_smin_vec: case INDEX_op_smin_vec:
tcg_out32(s, encode_vdvjvk_insn(smin_vec_insn[vece], a0, a1, a2)); insn = smin_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_smax_vec: case INDEX_op_smax_vec:
tcg_out32(s, encode_vdvjvk_insn(smax_vec_insn[vece], a0, a1, a2)); insn = smax_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_umin_vec: case INDEX_op_umin_vec:
tcg_out32(s, encode_vdvjvk_insn(umin_vec_insn[vece], a0, a1, a2)); insn = umin_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_umax_vec: case INDEX_op_umax_vec:
tcg_out32(s, encode_vdvjvk_insn(umax_vec_insn[vece], a0, a1, a2)); insn = umax_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_ssadd_vec: case INDEX_op_ssadd_vec:
tcg_out32(s, encode_vdvjvk_insn(ssadd_vec_insn[vece], a0, a1, a2)); insn = ssadd_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_usadd_vec: case INDEX_op_usadd_vec:
tcg_out32(s, encode_vdvjvk_insn(usadd_vec_insn[vece], a0, a1, a2)); insn = usadd_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_sssub_vec: case INDEX_op_sssub_vec:
tcg_out32(s, encode_vdvjvk_insn(sssub_vec_insn[vece], a0, a1, a2)); insn = sssub_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_ussub_vec: case INDEX_op_ussub_vec:
tcg_out32(s, encode_vdvjvk_insn(ussub_vec_insn[vece], a0, a1, a2)); insn = ussub_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_shlv_vec: case INDEX_op_shlv_vec:
tcg_out32(s, encode_vdvjvk_insn(shlv_vec_insn[vece], a0, a1, a2)); insn = shlv_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_shrv_vec: case INDEX_op_shrv_vec:
tcg_out32(s, encode_vdvjvk_insn(shrv_vec_insn[vece], a0, a1, a2)); insn = shrv_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_sarv_vec: case INDEX_op_sarv_vec:
tcg_out32(s, encode_vdvjvk_insn(sarv_vec_insn[vece], a0, a1, a2)); insn = sarv_vec_insn[vece];
break; goto vdvjvk;
case INDEX_op_shli_vec: case INDEX_op_shli_vec:
tcg_out32(s, encode_vdvjuk3_insn(shli_vec_insn[vece], a0, a1, a2)); tcg_out32(s, encode_vdvjuk3_insn(shli_vec_insn[vece], a0, a1, a2));
break; break;
@ -2020,15 +2025,14 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc,
case INDEX_op_sari_vec: case INDEX_op_sari_vec:
tcg_out32(s, encode_vdvjuk3_insn(sari_vec_insn[vece], a0, a1, a2)); tcg_out32(s, encode_vdvjuk3_insn(sari_vec_insn[vece], a0, a1, a2));
break; break;
case INDEX_op_rotrv_vec:
tcg_out32(s, encode_vdvjvk_insn(rotrv_vec_insn[vece], a0, a1, a2));
break;
case INDEX_op_rotlv_vec: case INDEX_op_rotlv_vec:
/* rotlv_vec a1, a2 = rotrv_vec a1, -a2 */ /* rotlv_vec a1, a2 = rotrv_vec a1, -a2 */
tcg_out32(s, encode_vdvj_insn(neg_vec_insn[vece], temp_vec, a2)); tcg_out32(s, encode_vdvj_insn(neg_vec_insn[vece], temp_vec, a2));
tcg_out32(s, encode_vdvjvk_insn(rotrv_vec_insn[vece], a0, a1, a2 = temp_vec;
temp_vec)); /* fall through */
break; case INDEX_op_rotrv_vec:
insn = rotrv_vec_insn[vece];
goto vdvjvk;
case INDEX_op_rotli_vec: case INDEX_op_rotli_vec:
/* rotli_vec a1, a2 = rotri_vec a1, -a2 */ /* rotli_vec a1, a2 = rotri_vec a1, -a2 */
a2 = extract32(-a2, 0, 3 + vece); a2 = extract32(-a2, 0, 3 + vece);
@ -2058,6 +2062,9 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc,
break; break;
default: default:
g_assert_not_reached(); g_assert_not_reached();
vdvjvk:
tcg_out32(s, encode_vdvjvk_insn(insn, a0, a1, a2));
break;
} }
} }