system/qemu
system/qemu
1
0
Fork 0
mirror of https://gitlab.com/qemu-project/qemu synced 2024-10-07 03:29:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

hw/isa/piix3: Add size constraints to rcr_ops

Browse source 
According to the PIIX3 datasheet, the reset control register is one byte in size.
Moreover, PIIX4 has it, so add it to PIIX3 as well.

Signed-off-by: Bernhard Beschow <shentey@gmail.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20221022150508.26830-5-shentey@gmail.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
This commit is contained in:
Bernhard Beschow 2022-10-22 17:04:29 +02:00 committed by Philippe Mathieu-Daudé
parent 05c049f12b
commit 3ee15e8074
1 changed files with 5 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
hw/isa/piix3.c
View file

@ -290,7 +290,11 @@ static uint64_t rcr_read(void *opaque, hwaddr addr, unsigned len)
static const MemoryRegionOps rcr_ops = { static const MemoryRegionOps rcr_ops = {
.read = rcr_read, .read = rcr_read,
.write = rcr_write, .write = rcr_write,
.endianness = DEVICE_LITTLE_ENDIAN .endianness = DEVICE_LITTLE_ENDIAN,
.impl = {
.min_access_size = 1,
.max_access_size = 1,
},
}; };
static void pci_piix3_realize(PCIDevice *dev, Error **errp) static void pci_piix3_realize(PCIDevice *dev, Error **errp)