system/qemu
system/qemu
1
0
Fork 0
mirror of https://gitlab.com/qemu-project/qemu synced 2024-10-14 23:13:30 +00:00
Code Issues Packages Projects Releases Wiki Activity

target-hppa: Add softfloat specializations

Browse source 
Like the original MIPS, HPPA has the MSB of an SNaN set.
However, it has different rules for silencing an SNaN:
(1) msb is cleared and (2) msb-1 must be set if the fraction
is now zero, and (implementation defined) may be set always.
I haven't checked real hardware but chose the set always
alternative because it's easy and within spec.

Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
Richard Henderson 2016-12-15 10:46:40 -08:00
parent 7c248bcda1
commit 005fa38d86
1 changed files with 19 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

20
fpu/softfloat-specialize.h
View file

@ -116,6 +116,8 @@ float32 float32_default_nan(float_status *status)
#elif defined(TARGET_PPC) || defined(TARGET_ARM) || defined(TARGET_ALPHA) || \ #elif defined(TARGET_PPC) || defined(TARGET_ARM) || defined(TARGET_ALPHA) || \
defined(TARGET_XTENSA) || defined(TARGET_S390X) || defined(TARGET_TRICORE) defined(TARGET_XTENSA) || defined(TARGET_S390X) || defined(TARGET_TRICORE)
return const_float32(0x7FC00000); return const_float32(0x7FC00000);
#elif defined(TARGET_HPPA)
return const_float32(0x7FA00000);
#else #else
if (status->snan_bit_is_one) { if (status->snan_bit_is_one) {
return const_float32(0x7FBFFFFF); return const_float32(0x7FBFFFFF);
@ -139,6 +141,8 @@ float64 float64_default_nan(float_status *status)
#elif defined(TARGET_PPC) || defined(TARGET_ARM) || defined(TARGET_ALPHA) || \ #elif defined(TARGET_PPC) || defined(TARGET_ARM) || defined(TARGET_ALPHA) || \
defined(TARGET_S390X) defined(TARGET_S390X)
return const_float64(LIT64(0x7FF8000000000000)); return const_float64(LIT64(0x7FF8000000000000));
#elif defined(TARGET_HPPA)
return const_float64(LIT64(0x7FF4000000000000));
#else #else
if (status->snan_bit_is_one) { if (status->snan_bit_is_one) {
return const_float64(LIT64(0x7FF7FFFFFFFFFFFF)); return const_float64(LIT64(0x7FF7FFFFFFFFFFFF));
@ -361,7 +365,14 @@ float32 float32_maybe_silence_nan(float32 a_, float_status *status)
{ {
if (float32_is_signaling_nan(a_, status)) { if (float32_is_signaling_nan(a_, status)) {
if (status->snan_bit_is_one) { if (status->snan_bit_is_one) {
#ifdef TARGET_HPPA
uint32_t a = float32_val(a_);
a &= ~0x00400000;
a |= 0x00200000;
return make_float32(a);
#else
return float32_default_nan(status); return float32_default_nan(status);
#endif
} else { } else {
uint32_t a = float32_val(a_); uint32_t a = float32_val(a_);
a |= (1 << 22); a |= (1 << 22);
@ -449,7 +460,7 @@ static int pickNaN(flag aIsQNaN, flag aIsSNaN, flag bIsQNaN, flag bIsSNaN,
return 1; return 1;
} }
} }
#elif defined(TARGET_MIPS) #elif defined(TARGET_MIPS) || defined(TARGET_HPPA)
static int pickNaN(flag aIsQNaN, flag aIsSNaN, flag bIsQNaN, flag bIsSNaN, static int pickNaN(flag aIsQNaN, flag aIsSNaN, flag bIsQNaN, flag bIsSNaN,
flag aIsLargerSignificand) flag aIsLargerSignificand)
{ {
@ -794,7 +805,14 @@ float64 float64_maybe_silence_nan(float64 a_, float_status *status)
{ {
if (float64_is_signaling_nan(a_, status)) { if (float64_is_signaling_nan(a_, status)) {
if (status->snan_bit_is_one) { if (status->snan_bit_is_one) {
#ifdef TARGET_HPPA
uint64_t a = float64_val(a_);
a &= ~0x0008000000000000ULL;
a |= 0x0004000000000000ULL;
return make_float64(a);
#else
return float64_default_nan(status); return float64_default_nan(status);
#endif
} else { } else {
uint64_t a = float64_val(a_); uint64_t a = float64_val(a_);
a |= LIT64(0x0008000000000000); a |= LIT64(0x0008000000000000);