mirror of
https://github.com/torvalds/linux
synced 2024-11-05 18:23:50 +00:00
4539c24fe4
Tegra's UART is currently auto-detected as PORT_XSCALE due to register bit UART_IER.UUE being writable. However, the Tegra documentation states that this register bit is reserved. Hence, we should not program it. Instead, the documentation specifies that the UART is 16550 compatible. However, Tegra does need register bit UART_IER.RTOIE set, which is not enabled by any 16550 port type. This was not noticed before, since PORT_XSCALE enables CAP_UUE, which conflates both UUE and RTOIE bit programming. This change defines PORT_TEGRA that doesn't set UART_CAP_UUE, but does set UART_CAP_RTOIE, which is a new capability indicating that the RTOIE bit needs to be enabled. Based-on-code-by: Laxman Dewangan <ldewangan@nvidia.com> Cc: Laxman Dewangan <ldewangan@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com> Acked-by: Alan Cox <alan@linux.intel.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
79 lines
2.4 KiB
C
79 lines
2.4 KiB
C
/*
|
|
* Driver for 8250/16550-type serial ports
|
|
*
|
|
* Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
|
|
*
|
|
* Copyright (C) 2001 Russell King.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include <linux/serial_8250.h>
|
|
|
|
struct old_serial_port {
|
|
unsigned int uart;
|
|
unsigned int baud_base;
|
|
unsigned int port;
|
|
unsigned int irq;
|
|
unsigned int flags;
|
|
unsigned char hub6;
|
|
unsigned char io_type;
|
|
unsigned char *iomem_base;
|
|
unsigned short iomem_reg_shift;
|
|
unsigned long irqflags;
|
|
};
|
|
|
|
/*
|
|
* This replaces serial_uart_config in include/linux/serial.h
|
|
*/
|
|
struct serial8250_config {
|
|
const char *name;
|
|
unsigned short fifo_size;
|
|
unsigned short tx_loadsz;
|
|
unsigned char fcr;
|
|
unsigned int flags;
|
|
};
|
|
|
|
#define UART_CAP_FIFO (1 << 8) /* UART has FIFO */
|
|
#define UART_CAP_EFR (1 << 9) /* UART has EFR */
|
|
#define UART_CAP_SLEEP (1 << 10) /* UART has IER sleep */
|
|
#define UART_CAP_AFE (1 << 11) /* MCR-based hw flow control */
|
|
#define UART_CAP_UUE (1 << 12) /* UART needs IER bit 6 set (Xscale) */
|
|
#define UART_CAP_RTOIE (1 << 13) /* UART needs IER bit 4 set (Xscale, Tegra) */
|
|
|
|
#define UART_BUG_QUOT (1 << 0) /* UART has buggy quot LSB */
|
|
#define UART_BUG_TXEN (1 << 1) /* UART has buggy TX IIR status */
|
|
#define UART_BUG_NOMSR (1 << 2) /* UART has buggy MSR status bits (Au1x00) */
|
|
#define UART_BUG_THRE (1 << 3) /* UART has buggy THRE reassertion */
|
|
|
|
#define PROBE_RSA (1 << 0)
|
|
#define PROBE_ANY (~0)
|
|
|
|
#define HIGH_BITS_OFFSET ((sizeof(long)-sizeof(int))*8)
|
|
|
|
#ifdef CONFIG_SERIAL_8250_SHARE_IRQ
|
|
#define SERIAL8250_SHARE_IRQS 1
|
|
#else
|
|
#define SERIAL8250_SHARE_IRQS 0
|
|
#endif
|
|
|
|
#if defined(__alpha__) && !defined(CONFIG_PCI)
|
|
/*
|
|
* Digital did something really horribly wrong with the OUT1 and OUT2
|
|
* lines on at least some ALPHA's. The failure mode is that if either
|
|
* is cleared, the machine locks up with endless interrupts.
|
|
*/
|
|
#define ALPHA_KLUDGE_MCR (UART_MCR_OUT2 | UART_MCR_OUT1)
|
|
#elif defined(CONFIG_SBC8560)
|
|
/*
|
|
* WindRiver did something similarly broken on their SBC8560 board. The
|
|
* UART tristates its IRQ output while OUT2 is clear, but they pulled
|
|
* the interrupt line _up_ instead of down, so if we register the IRQ
|
|
* while the UART is in that state, we die in an IRQ storm. */
|
|
#define ALPHA_KLUDGE_MCR (UART_MCR_OUT2)
|
|
#else
|
|
#define ALPHA_KLUDGE_MCR 0
|
|
#endif
|