mirror of
https://github.com/torvalds/linux
synced 2024-10-23 03:37:40 +00:00
fa63d03728
The uevm is the only official board supported for the OMAP5 soc in mainline. The existent sevm platform will no more be supported. Hence cleaning up the board dts file to have only the data required for uevm. Renaming the board dts file and adding the following cleanups. * There are no devices connected on I2C 2,3,4 buses. So remove the pinmux data for the same. * OMAP5432 and DDR3 memory is used in the uevm. Temperature polling is not supported with DDR3 memories. Because of DDR3 phy limitation the voltage change across DVFS and all shadow registers for DVFS on DDR3 is not supported. Hence the emif kernel driver is not required, so removing the DDR3 device file and emif nodes for uevm. * Keypad is not supported on uevm. So remove the device node. Signed-off-by: Sricharan R <r.sricharan@ti.com> Signed-off-by: Benoit Cousson <benoit.cousson@linaro.org>
185 lines
4.3 KiB
Plaintext
185 lines
4.3 KiB
Plaintext
/*
|
|
* Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
/dts-v1/;
|
|
|
|
#include "omap5.dtsi"
|
|
|
|
/ {
|
|
model = "TI OMAP5 uEVM board";
|
|
compatible = "ti,omap5-uevm", "ti,omap5";
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x80000000 0x7F000000>; /* 2032 MB */
|
|
};
|
|
|
|
vmmcsd_fixed: fixedregulator-mmcsd {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vmmcsd_fixed";
|
|
regulator-min-microvolt = <3000000>;
|
|
regulator-max-microvolt = <3000000>;
|
|
};
|
|
|
|
};
|
|
|
|
&omap5_pmx_core {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <
|
|
&twl6040_pins
|
|
&mcpdm_pins
|
|
&dmic_pins
|
|
&mcbsp1_pins
|
|
&mcbsp2_pins
|
|
>;
|
|
|
|
twl6040_pins: pinmux_twl6040_pins {
|
|
pinctrl-single,pins = <
|
|
0x18a (PIN_OUTPUT | MUX_MODE6) /* perslimbus2_clock.gpio5_145 */
|
|
>;
|
|
};
|
|
|
|
mcpdm_pins: pinmux_mcpdm_pins {
|
|
pinctrl-single,pins = <
|
|
0x142 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abe_clks.abe_clks */
|
|
0x15c (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_ul_data.abemcpdm_ul_data */
|
|
0x15e (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_dl_data.abemcpdm_dl_data */
|
|
0x160 (PIN_INPUT_PULLUP | MUX_MODE0) /* abemcpdm_frame.abemcpdm_frame */
|
|
0x162 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_lb_clk.abemcpdm_lb_clk */
|
|
>;
|
|
};
|
|
|
|
dmic_pins: pinmux_dmic_pins {
|
|
pinctrl-single,pins = <
|
|
0x144 (PIN_INPUT | MUX_MODE0) /* abedmic_din1.abedmic_din1 */
|
|
0x146 (PIN_INPUT | MUX_MODE0) /* abedmic_din2.abedmic_din2 */
|
|
0x148 (PIN_INPUT | MUX_MODE0) /* abedmic_din3.abedmic_din3 */
|
|
0x14a (PIN_OUTPUT | MUX_MODE0) /* abedmic_clk1.abedmic_clk1 */
|
|
>;
|
|
};
|
|
|
|
mcbsp1_pins: pinmux_mcbsp1_pins {
|
|
pinctrl-single,pins = <
|
|
0x14c (PIN_INPUT | MUX_MODE1) /* abedmic_clk2.abemcbsp1_fsx */
|
|
0x14e (PIN_OUTPUT_PULLDOWN | MUX_MODE1) /* abedmic_clk3.abemcbsp1_dx */
|
|
0x150 (PIN_INPUT | MUX_MODE1) /* abeslimbus1_clock.abemcbsp1_clkx */
|
|
0x152 (PIN_INPUT_PULLDOWN | MUX_MODE1) /* abeslimbus1_data.abemcbsp1_dr */
|
|
>;
|
|
};
|
|
|
|
mcbsp2_pins: pinmux_mcbsp2_pins {
|
|
pinctrl-single,pins = <
|
|
0x154 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dr.abemcbsp2_dr */
|
|
0x156 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dx.abemcbsp2_dx */
|
|
0x158 (PIN_INPUT | MUX_MODE0) /* abemcbsp2_fsx.abemcbsp2_fsx */
|
|
0x15a (PIN_INPUT | MUX_MODE0) /* abemcbsp2_clkx.abemcbsp2_clkx */
|
|
>;
|
|
};
|
|
|
|
i2c1_pins: pinmux_i2c1_pins {
|
|
pinctrl-single,pins = <
|
|
0x1b2 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_scl */
|
|
0x1b4 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_sda */
|
|
>;
|
|
};
|
|
|
|
i2c5_pins: pinmux_i2c5_pins {
|
|
pinctrl-single,pins = <
|
|
0x184 (PIN_INPUT | MUX_MODE0) /* i2c5_scl */
|
|
0x186 (PIN_INPUT | MUX_MODE0) /* i2c5_sda */
|
|
>;
|
|
};
|
|
|
|
mcspi2_pins: pinmux_mcspi2_pins {
|
|
pinctrl-single,pins = <
|
|
0xbc (PIN_INPUT | MUX_MODE0) /* mcspi2_clk */
|
|
0xbe (PIN_INPUT | MUX_MODE0) /* mcspi2_simo */
|
|
0xc0 (PIN_INPUT_PULLUP | MUX_MODE0) /* mcspi2_somi */
|
|
0xc2 (PIN_OUTPUT | MUX_MODE0) /* mcspi2_cs */
|
|
>;
|
|
};
|
|
|
|
mcspi3_pins: pinmux_mcspi3_pins {
|
|
pinctrl-single,pins = <
|
|
0x78 (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */
|
|
0x7a (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */
|
|
0x7c (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */
|
|
0x7e (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */
|
|
>;
|
|
};
|
|
|
|
mcspi4_pins: pinmux_mcspi4_pins {
|
|
pinctrl-single,pins = <
|
|
0x164 (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */
|
|
0x168 (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */
|
|
0x16a (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */
|
|
0x16c (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&mmc1 {
|
|
vmmc-supply = <&vmmcsd_fixed>;
|
|
bus-width = <4>;
|
|
};
|
|
|
|
&mmc2 {
|
|
vmmc-supply = <&vmmcsd_fixed>;
|
|
bus-width = <8>;
|
|
ti,non-removable;
|
|
};
|
|
|
|
&mmc3 {
|
|
bus-width = <4>;
|
|
ti,non-removable;
|
|
};
|
|
|
|
&mmc4 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&mmc5 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&i2c1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c1_pins>;
|
|
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
&i2c5 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c5_pins>;
|
|
|
|
clock-frequency = <400000>;
|
|
};
|
|
|
|
&mcbsp3 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&mcspi1 {
|
|
|
|
};
|
|
|
|
&mcspi2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mcspi2_pins>;
|
|
};
|
|
|
|
&mcspi3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mcspi3_pins>;
|
|
};
|
|
|
|
&mcspi4 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mcspi4_pins>;
|
|
};
|