mirror of
https://github.com/torvalds/linux
synced 2024-09-28 23:41:21 +00:00
867e359b97
This change is the core kernel support for TILEPro and TILE64 chips. No driver support (except the console driver) is included yet. This includes the relevant Linux headers in asm/; the low-level low-level "Tile architecture" headers in arch/, which are shared with the hypervisor, etc., and are build-system agnostic; and the relevant hypervisor headers in hv/. Signed-off-by: Chris Metcalf <cmetcalf@tilera.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: FUJITA Tomonori <fujita.tomonori@lab.ntt.co.jp> Reviewed-by: Paul Mundt <lethal@linux-sh.org>
39 lines
1.2 KiB
C
39 lines
1.2 KiB
C
/*
|
|
* Copyright 2010 Tilera Corporation. All Rights Reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation, version 2.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
|
|
* NON INFRINGEMENT. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
/**
|
|
* @file drv_pcie_rc_intf.h
|
|
* Interface definitions for the PCIE Root Complex.
|
|
*/
|
|
|
|
#ifndef _SYS_HV_DRV_PCIE_RC_INTF_H
|
|
#define _SYS_HV_DRV_PCIE_RC_INTF_H
|
|
|
|
/** File offset for reading the interrupt base number used for PCIE legacy
|
|
interrupts and PLX Gen 1 requirement flag */
|
|
#define PCIE_RC_CONFIG_MASK_OFF 0
|
|
|
|
|
|
/**
|
|
* Structure used for obtaining PCIe config information, read from the PCIE
|
|
* subsystem /ctl file at initialization
|
|
*/
|
|
typedef struct pcie_rc_config
|
|
{
|
|
int intr; /**< interrupt number used for downcall */
|
|
int plx_gen1; /**< flag for PLX Gen 1 configuration */
|
|
} pcie_rc_config_t;
|
|
|
|
#endif /* _SYS_HV_DRV_PCIE_RC_INTF_H */
|