mirror of
https://github.com/torvalds/linux
synced 2024-09-24 21:38:33 +00:00
6ee738610f
This adds a drm/kms staging non-API stable driver for GPUs from NVIDIA. This driver is a KMS-based driver and requires a compatible nouveau userspace libdrm and nouveau X.org driver. This driver requires firmware files not available in this kernel tree, interested parties can find them via the nouveau project git archive. This driver is reverse engineered, and is in no way supported by nVidia. Support for nearly the complete range of nvidia hw from nv04->g80 (nv50) is available, and the kms driver should support driving nearly all output types (displayport is under development still) along with supporting suspend/resume. This work is all from the upstream nouveau project found at nouveau.freedesktop.org. The original authors list from nouveau git tree is: Anssi Hannula <anssi.hannula@iki.fi> Ben Skeggs <bskeggs@redhat.com> Francisco Jerez <currojerez@riseup.net> Maarten Maathuis <madman2003@gmail.com> Marcin Kościelnicki <koriakin@0x04.net> Matthew Garrett <mjg@redhat.com> Matt Parnell <mparnell@gmail.com> Patrice Mandin <patmandin@gmail.com> Pekka Paalanen <pq@iki.fi> Xavier Chantry <shiningxc@gmail.com> along with project founder Stephane Marchesin <marchesin@icps.u-strasbg.fr> Signed-off-by: Ben Skeggs <bskeggs@redhat.com> Signed-off-by: Dave Airlie <airlied@redhat.com>
580 lines
14 KiB
C
580 lines
14 KiB
C
/*
|
|
* Copyright 2007 Stephane Marchesin
|
|
* All Rights Reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice (including the next
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
* Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#include "drmP.h"
|
|
#include "drm.h"
|
|
#include "nouveau_drm.h"
|
|
#include "nouveau_drv.h"
|
|
|
|
static uint32_t nv04_graph_ctx_regs[] = {
|
|
NV04_PGRAPH_CTX_SWITCH1,
|
|
NV04_PGRAPH_CTX_SWITCH2,
|
|
NV04_PGRAPH_CTX_SWITCH3,
|
|
NV04_PGRAPH_CTX_SWITCH4,
|
|
NV04_PGRAPH_CTX_CACHE1,
|
|
NV04_PGRAPH_CTX_CACHE2,
|
|
NV04_PGRAPH_CTX_CACHE3,
|
|
NV04_PGRAPH_CTX_CACHE4,
|
|
0x00400184,
|
|
0x004001a4,
|
|
0x004001c4,
|
|
0x004001e4,
|
|
0x00400188,
|
|
0x004001a8,
|
|
0x004001c8,
|
|
0x004001e8,
|
|
0x0040018c,
|
|
0x004001ac,
|
|
0x004001cc,
|
|
0x004001ec,
|
|
0x00400190,
|
|
0x004001b0,
|
|
0x004001d0,
|
|
0x004001f0,
|
|
0x00400194,
|
|
0x004001b4,
|
|
0x004001d4,
|
|
0x004001f4,
|
|
0x00400198,
|
|
0x004001b8,
|
|
0x004001d8,
|
|
0x004001f8,
|
|
0x0040019c,
|
|
0x004001bc,
|
|
0x004001dc,
|
|
0x004001fc,
|
|
0x00400174,
|
|
NV04_PGRAPH_DMA_START_0,
|
|
NV04_PGRAPH_DMA_START_1,
|
|
NV04_PGRAPH_DMA_LENGTH,
|
|
NV04_PGRAPH_DMA_MISC,
|
|
NV04_PGRAPH_DMA_PITCH,
|
|
NV04_PGRAPH_BOFFSET0,
|
|
NV04_PGRAPH_BBASE0,
|
|
NV04_PGRAPH_BLIMIT0,
|
|
NV04_PGRAPH_BOFFSET1,
|
|
NV04_PGRAPH_BBASE1,
|
|
NV04_PGRAPH_BLIMIT1,
|
|
NV04_PGRAPH_BOFFSET2,
|
|
NV04_PGRAPH_BBASE2,
|
|
NV04_PGRAPH_BLIMIT2,
|
|
NV04_PGRAPH_BOFFSET3,
|
|
NV04_PGRAPH_BBASE3,
|
|
NV04_PGRAPH_BLIMIT3,
|
|
NV04_PGRAPH_BOFFSET4,
|
|
NV04_PGRAPH_BBASE4,
|
|
NV04_PGRAPH_BLIMIT4,
|
|
NV04_PGRAPH_BOFFSET5,
|
|
NV04_PGRAPH_BBASE5,
|
|
NV04_PGRAPH_BLIMIT5,
|
|
NV04_PGRAPH_BPITCH0,
|
|
NV04_PGRAPH_BPITCH1,
|
|
NV04_PGRAPH_BPITCH2,
|
|
NV04_PGRAPH_BPITCH3,
|
|
NV04_PGRAPH_BPITCH4,
|
|
NV04_PGRAPH_SURFACE,
|
|
NV04_PGRAPH_STATE,
|
|
NV04_PGRAPH_BSWIZZLE2,
|
|
NV04_PGRAPH_BSWIZZLE5,
|
|
NV04_PGRAPH_BPIXEL,
|
|
NV04_PGRAPH_NOTIFY,
|
|
NV04_PGRAPH_PATT_COLOR0,
|
|
NV04_PGRAPH_PATT_COLOR1,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x00,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x01,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x02,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x03,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x04,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x05,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x06,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x07,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x08,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x09,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x0A,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x0B,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x0C,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x0D,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x0E,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x0F,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x10,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x11,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x12,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x13,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x14,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x15,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x16,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x17,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x18,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x19,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x1A,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x1B,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x1C,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x1D,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x1E,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x1F,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x20,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x21,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x22,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x23,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x24,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x25,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x26,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x27,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x28,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x29,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x2A,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x2B,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x2C,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x2D,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x2E,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x2F,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x30,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x31,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x32,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x33,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x34,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x35,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x36,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x37,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x38,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x39,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x3A,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x3B,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x3C,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x3D,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x3E,
|
|
NV04_PGRAPH_PATT_COLORRAM+0x3F,
|
|
NV04_PGRAPH_PATTERN,
|
|
0x0040080c,
|
|
NV04_PGRAPH_PATTERN_SHAPE,
|
|
0x00400600,
|
|
NV04_PGRAPH_ROP3,
|
|
NV04_PGRAPH_CHROMA,
|
|
NV04_PGRAPH_BETA_AND,
|
|
NV04_PGRAPH_BETA_PREMULT,
|
|
NV04_PGRAPH_CONTROL0,
|
|
NV04_PGRAPH_CONTROL1,
|
|
NV04_PGRAPH_CONTROL2,
|
|
NV04_PGRAPH_BLEND,
|
|
NV04_PGRAPH_STORED_FMT,
|
|
NV04_PGRAPH_SOURCE_COLOR,
|
|
0x00400560,
|
|
0x00400568,
|
|
0x00400564,
|
|
0x0040056c,
|
|
0x00400400,
|
|
0x00400480,
|
|
0x00400404,
|
|
0x00400484,
|
|
0x00400408,
|
|
0x00400488,
|
|
0x0040040c,
|
|
0x0040048c,
|
|
0x00400410,
|
|
0x00400490,
|
|
0x00400414,
|
|
0x00400494,
|
|
0x00400418,
|
|
0x00400498,
|
|
0x0040041c,
|
|
0x0040049c,
|
|
0x00400420,
|
|
0x004004a0,
|
|
0x00400424,
|
|
0x004004a4,
|
|
0x00400428,
|
|
0x004004a8,
|
|
0x0040042c,
|
|
0x004004ac,
|
|
0x00400430,
|
|
0x004004b0,
|
|
0x00400434,
|
|
0x004004b4,
|
|
0x00400438,
|
|
0x004004b8,
|
|
0x0040043c,
|
|
0x004004bc,
|
|
0x00400440,
|
|
0x004004c0,
|
|
0x00400444,
|
|
0x004004c4,
|
|
0x00400448,
|
|
0x004004c8,
|
|
0x0040044c,
|
|
0x004004cc,
|
|
0x00400450,
|
|
0x004004d0,
|
|
0x00400454,
|
|
0x004004d4,
|
|
0x00400458,
|
|
0x004004d8,
|
|
0x0040045c,
|
|
0x004004dc,
|
|
0x00400460,
|
|
0x004004e0,
|
|
0x00400464,
|
|
0x004004e4,
|
|
0x00400468,
|
|
0x004004e8,
|
|
0x0040046c,
|
|
0x004004ec,
|
|
0x00400470,
|
|
0x004004f0,
|
|
0x00400474,
|
|
0x004004f4,
|
|
0x00400478,
|
|
0x004004f8,
|
|
0x0040047c,
|
|
0x004004fc,
|
|
0x0040053c,
|
|
0x00400544,
|
|
0x00400540,
|
|
0x00400548,
|
|
0x00400560,
|
|
0x00400568,
|
|
0x00400564,
|
|
0x0040056c,
|
|
0x00400534,
|
|
0x00400538,
|
|
0x00400514,
|
|
0x00400518,
|
|
0x0040051c,
|
|
0x00400520,
|
|
0x00400524,
|
|
0x00400528,
|
|
0x0040052c,
|
|
0x00400530,
|
|
0x00400d00,
|
|
0x00400d40,
|
|
0x00400d80,
|
|
0x00400d04,
|
|
0x00400d44,
|
|
0x00400d84,
|
|
0x00400d08,
|
|
0x00400d48,
|
|
0x00400d88,
|
|
0x00400d0c,
|
|
0x00400d4c,
|
|
0x00400d8c,
|
|
0x00400d10,
|
|
0x00400d50,
|
|
0x00400d90,
|
|
0x00400d14,
|
|
0x00400d54,
|
|
0x00400d94,
|
|
0x00400d18,
|
|
0x00400d58,
|
|
0x00400d98,
|
|
0x00400d1c,
|
|
0x00400d5c,
|
|
0x00400d9c,
|
|
0x00400d20,
|
|
0x00400d60,
|
|
0x00400da0,
|
|
0x00400d24,
|
|
0x00400d64,
|
|
0x00400da4,
|
|
0x00400d28,
|
|
0x00400d68,
|
|
0x00400da8,
|
|
0x00400d2c,
|
|
0x00400d6c,
|
|
0x00400dac,
|
|
0x00400d30,
|
|
0x00400d70,
|
|
0x00400db0,
|
|
0x00400d34,
|
|
0x00400d74,
|
|
0x00400db4,
|
|
0x00400d38,
|
|
0x00400d78,
|
|
0x00400db8,
|
|
0x00400d3c,
|
|
0x00400d7c,
|
|
0x00400dbc,
|
|
0x00400590,
|
|
0x00400594,
|
|
0x00400598,
|
|
0x0040059c,
|
|
0x004005a8,
|
|
0x004005ac,
|
|
0x004005b0,
|
|
0x004005b4,
|
|
0x004005c0,
|
|
0x004005c4,
|
|
0x004005c8,
|
|
0x004005cc,
|
|
0x004005d0,
|
|
0x004005d4,
|
|
0x004005d8,
|
|
0x004005dc,
|
|
0x004005e0,
|
|
NV04_PGRAPH_PASSTHRU_0,
|
|
NV04_PGRAPH_PASSTHRU_1,
|
|
NV04_PGRAPH_PASSTHRU_2,
|
|
NV04_PGRAPH_DVD_COLORFMT,
|
|
NV04_PGRAPH_SCALED_FORMAT,
|
|
NV04_PGRAPH_MISC24_0,
|
|
NV04_PGRAPH_MISC24_1,
|
|
NV04_PGRAPH_MISC24_2,
|
|
0x00400500,
|
|
0x00400504,
|
|
NV04_PGRAPH_VALID1,
|
|
NV04_PGRAPH_VALID2
|
|
|
|
|
|
};
|
|
|
|
struct graph_state {
|
|
int nv04[ARRAY_SIZE(nv04_graph_ctx_regs)];
|
|
};
|
|
|
|
struct nouveau_channel *
|
|
nv04_graph_channel(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
int chid = dev_priv->engine.fifo.channels;
|
|
|
|
if (nv_rd32(dev, NV04_PGRAPH_CTX_CONTROL) & 0x00010000)
|
|
chid = nv_rd32(dev, NV04_PGRAPH_CTX_USER) >> 24;
|
|
|
|
if (chid >= dev_priv->engine.fifo.channels)
|
|
return NULL;
|
|
|
|
return dev_priv->fifos[chid];
|
|
}
|
|
|
|
void
|
|
nv04_graph_context_switch(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nouveau_pgraph_engine *pgraph = &dev_priv->engine.graph;
|
|
struct nouveau_channel *chan = NULL;
|
|
int chid;
|
|
|
|
pgraph->fifo_access(dev, false);
|
|
nouveau_wait_for_idle(dev);
|
|
|
|
/* If previous context is valid, we need to save it */
|
|
pgraph->unload_context(dev);
|
|
|
|
/* Load context for next channel */
|
|
chid = dev_priv->engine.fifo.channel_id(dev);
|
|
chan = dev_priv->fifos[chid];
|
|
if (chan)
|
|
nv04_graph_load_context(chan);
|
|
|
|
pgraph->fifo_access(dev, true);
|
|
}
|
|
|
|
int nv04_graph_create_context(struct nouveau_channel *chan)
|
|
{
|
|
struct graph_state *pgraph_ctx;
|
|
NV_DEBUG(chan->dev, "nv04_graph_context_create %d\n", chan->id);
|
|
|
|
chan->pgraph_ctx = pgraph_ctx = kzalloc(sizeof(*pgraph_ctx),
|
|
GFP_KERNEL);
|
|
if (pgraph_ctx == NULL)
|
|
return -ENOMEM;
|
|
|
|
/* dev_priv->fifos[channel].pgraph_ctx_user = channel << 24; */
|
|
pgraph_ctx->nv04[0] = 0x0001ffff;
|
|
/* is it really needed ??? */
|
|
#if 0
|
|
dev_priv->fifos[channel].pgraph_ctx[1] =
|
|
nv_rd32(dev, NV_PGRAPH_DEBUG_4);
|
|
dev_priv->fifos[channel].pgraph_ctx[2] =
|
|
nv_rd32(dev, 0x004006b0);
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
void nv04_graph_destroy_context(struct nouveau_channel *chan)
|
|
{
|
|
struct graph_state *pgraph_ctx = chan->pgraph_ctx;
|
|
|
|
kfree(pgraph_ctx);
|
|
chan->pgraph_ctx = NULL;
|
|
}
|
|
|
|
int nv04_graph_load_context(struct nouveau_channel *chan)
|
|
{
|
|
struct drm_device *dev = chan->dev;
|
|
struct graph_state *pgraph_ctx = chan->pgraph_ctx;
|
|
uint32_t tmp;
|
|
int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(nv04_graph_ctx_regs); i++)
|
|
nv_wr32(dev, nv04_graph_ctx_regs[i], pgraph_ctx->nv04[i]);
|
|
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_CONTROL, 0x10010100);
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_USER, chan->id << 24);
|
|
tmp = nv_rd32(dev, NV04_PGRAPH_FFINTFC_ST2);
|
|
nv_wr32(dev, NV04_PGRAPH_FFINTFC_ST2, tmp & 0x000fffff);
|
|
return 0;
|
|
}
|
|
|
|
int
|
|
nv04_graph_unload_context(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
struct nouveau_pgraph_engine *pgraph = &dev_priv->engine.graph;
|
|
struct nouveau_channel *chan = NULL;
|
|
struct graph_state *ctx;
|
|
uint32_t tmp;
|
|
int i;
|
|
|
|
chan = pgraph->channel(dev);
|
|
if (!chan)
|
|
return 0;
|
|
ctx = chan->pgraph_ctx;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(nv04_graph_ctx_regs); i++)
|
|
ctx->nv04[i] = nv_rd32(dev, nv04_graph_ctx_regs[i]);
|
|
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_CONTROL, 0x10000000);
|
|
tmp = nv_rd32(dev, NV04_PGRAPH_CTX_USER) & 0x00ffffff;
|
|
tmp |= (dev_priv->engine.fifo.channels - 1) << 24;
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_USER, tmp);
|
|
return 0;
|
|
}
|
|
|
|
int nv04_graph_init(struct drm_device *dev)
|
|
{
|
|
struct drm_nouveau_private *dev_priv = dev->dev_private;
|
|
uint32_t tmp;
|
|
|
|
nv_wr32(dev, NV03_PMC_ENABLE, nv_rd32(dev, NV03_PMC_ENABLE) &
|
|
~NV_PMC_ENABLE_PGRAPH);
|
|
nv_wr32(dev, NV03_PMC_ENABLE, nv_rd32(dev, NV03_PMC_ENABLE) |
|
|
NV_PMC_ENABLE_PGRAPH);
|
|
|
|
/* Enable PGRAPH interrupts */
|
|
nv_wr32(dev, NV03_PGRAPH_INTR, 0xFFFFFFFF);
|
|
nv_wr32(dev, NV03_PGRAPH_INTR_EN, 0xFFFFFFFF);
|
|
|
|
nv_wr32(dev, NV04_PGRAPH_VALID1, 0);
|
|
nv_wr32(dev, NV04_PGRAPH_VALID2, 0);
|
|
/*nv_wr32(dev, NV04_PGRAPH_DEBUG_0, 0x000001FF);
|
|
nv_wr32(dev, NV04_PGRAPH_DEBUG_0, 0x001FFFFF);*/
|
|
nv_wr32(dev, NV04_PGRAPH_DEBUG_0, 0x1231c000);
|
|
/*1231C000 blob, 001 haiku*/
|
|
//*V_WRITE(NV04_PGRAPH_DEBUG_1, 0xf2d91100);*/
|
|
nv_wr32(dev, NV04_PGRAPH_DEBUG_1, 0x72111100);
|
|
/*0x72111100 blob , 01 haiku*/
|
|
/*nv_wr32(dev, NV04_PGRAPH_DEBUG_2, 0x11d5f870);*/
|
|
nv_wr32(dev, NV04_PGRAPH_DEBUG_2, 0x11d5f071);
|
|
/*haiku same*/
|
|
|
|
/*nv_wr32(dev, NV04_PGRAPH_DEBUG_3, 0xfad4ff31);*/
|
|
nv_wr32(dev, NV04_PGRAPH_DEBUG_3, 0xf0d4ff31);
|
|
/*haiku and blob 10d4*/
|
|
|
|
nv_wr32(dev, NV04_PGRAPH_STATE , 0xFFFFFFFF);
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_CONTROL , 0x10000100);
|
|
tmp = nv_rd32(dev, NV04_PGRAPH_CTX_USER) & 0x00ffffff;
|
|
tmp |= dev_priv->engine.fifo.channels << 24;
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_USER, tmp);
|
|
|
|
/* These don't belong here, they're part of a per-channel context */
|
|
nv_wr32(dev, NV04_PGRAPH_PATTERN_SHAPE, 0x00000000);
|
|
nv_wr32(dev, NV04_PGRAPH_BETA_AND , 0xFFFFFFFF);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void nv04_graph_takedown(struct drm_device *dev)
|
|
{
|
|
}
|
|
|
|
void
|
|
nv04_graph_fifo_access(struct drm_device *dev, bool enabled)
|
|
{
|
|
if (enabled)
|
|
nv_wr32(dev, NV04_PGRAPH_FIFO,
|
|
nv_rd32(dev, NV04_PGRAPH_FIFO) | 1);
|
|
else
|
|
nv_wr32(dev, NV04_PGRAPH_FIFO,
|
|
nv_rd32(dev, NV04_PGRAPH_FIFO) & ~1);
|
|
}
|
|
|
|
static int
|
|
nv04_graph_mthd_set_ref(struct nouveau_channel *chan, int grclass,
|
|
int mthd, uint32_t data)
|
|
{
|
|
chan->fence.last_sequence_irq = data;
|
|
nouveau_fence_handler(chan->dev, chan->id);
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
nv04_graph_mthd_set_operation(struct nouveau_channel *chan, int grclass,
|
|
int mthd, uint32_t data)
|
|
{
|
|
struct drm_device *dev = chan->dev;
|
|
uint32_t instance = nv_rd32(dev, NV04_PGRAPH_CTX_SWITCH4) & 0xffff;
|
|
int subc = (nv_rd32(dev, NV04_PGRAPH_TRAPPED_ADDR) >> 13) & 0x7;
|
|
uint32_t tmp;
|
|
|
|
tmp = nv_ri32(dev, instance);
|
|
tmp &= ~0x00038000;
|
|
tmp |= ((data & 7) << 15);
|
|
|
|
nv_wi32(dev, instance, tmp);
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_SWITCH1, tmp);
|
|
nv_wr32(dev, NV04_PGRAPH_CTX_CACHE1 + subc, tmp);
|
|
return 0;
|
|
}
|
|
|
|
static struct nouveau_pgraph_object_method nv04_graph_mthds_m2mf[] = {
|
|
{ 0x0150, nv04_graph_mthd_set_ref },
|
|
{}
|
|
};
|
|
|
|
static struct nouveau_pgraph_object_method nv04_graph_mthds_set_operation[] = {
|
|
{ 0x02fc, nv04_graph_mthd_set_operation },
|
|
{},
|
|
};
|
|
|
|
struct nouveau_pgraph_object_class nv04_graph_grclass[] = {
|
|
{ 0x0039, false, nv04_graph_mthds_m2mf },
|
|
{ 0x004a, false, nv04_graph_mthds_set_operation }, /* gdirect */
|
|
{ 0x005f, false, nv04_graph_mthds_set_operation }, /* imageblit */
|
|
{ 0x0061, false, nv04_graph_mthds_set_operation }, /* ifc */
|
|
{ 0x0077, false, nv04_graph_mthds_set_operation }, /* sifm */
|
|
{ 0x0030, false, NULL }, /* null */
|
|
{ 0x0042, false, NULL }, /* surf2d */
|
|
{ 0x0043, false, NULL }, /* rop */
|
|
{ 0x0012, false, NULL }, /* beta1 */
|
|
{ 0x0072, false, NULL }, /* beta4 */
|
|
{ 0x0019, false, NULL }, /* cliprect */
|
|
{ 0x0044, false, NULL }, /* pattern */
|
|
{ 0x0052, false, NULL }, /* swzsurf */
|
|
{ 0x0053, false, NULL }, /* surf3d */
|
|
{ 0x0054, false, NULL }, /* tex_tri */
|
|
{ 0x0055, false, NULL }, /* multitex_tri */
|
|
{}
|
|
};
|
|
|