mirror of
https://github.com/torvalds/linux
synced 2024-09-21 03:28:37 +00:00
cee8113a29
Xilinx ZYNQMP logicoreIP Init driver is based on the new LogiCoreIP design created. This driver provides the processing system and programmable logic isolation. Set the frequency based on the clock information get from the logicoreIP register set. Signed-off-by: Dhaval Shah <dshah@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
20 lines
651 B
Plaintext
20 lines
651 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
menu "Xilinx SoC drivers"
|
|
|
|
config XILINX_VCU
|
|
tristate "Xilinx VCU logicoreIP Init"
|
|
help
|
|
Provides the driver to enable and disable the isolation between the
|
|
processing system and programmable logic part by using the logicoreIP
|
|
register set. This driver also configures the frequency based on the
|
|
clock information from the logicoreIP register set.
|
|
|
|
If you say yes here you get support for the logicoreIP.
|
|
|
|
If unsure, say N.
|
|
|
|
To compile this driver as a module, choose M here: the
|
|
module will be called xlnx_vcu.
|
|
|
|
endmenu
|