mirror of
https://github.com/torvalds/linux
synced 2024-07-21 10:41:44 +00:00
3b4bf465dd
Use symbolic names for the values inside reg layout arrays. New register names are added following the PCS register layout that is used by the particular PHY. Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20221110192248.873973-8-dmitry.baryshkov@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org>
22 lines
727 B
C
22 lines
727 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef QCOM_PHY_QMP_PCS_UFS_V3_H_
|
|
#define QCOM_PHY_QMP_PCS_UFS_V3_H_
|
|
|
|
#define QPHY_V3_PCS_UFS_PHY_START 0x000
|
|
#define QPHY_V3_PCS_UFS_POWER_DOWN_CONTROL 0x004
|
|
#define QPHY_V3_PCS_UFS_TX_LARGE_AMP_DRV_LVL 0x02c
|
|
#define QPHY_V3_PCS_UFS_TX_SMALL_AMP_DRV_LVL 0x034
|
|
#define QPHY_V3_PCS_UFS_RX_SYM_RESYNC_CTRL 0x134
|
|
#define QPHY_V3_PCS_UFS_RX_MIN_HIBERN8_TIME 0x138
|
|
#define QPHY_V3_PCS_UFS_RX_SIGDET_CTRL1 0x13c
|
|
#define QPHY_V3_PCS_UFS_RX_SIGDET_CTRL2 0x140
|
|
#define QPHY_V3_PCS_UFS_READY_STATUS 0x160
|
|
#define QPHY_V3_PCS_UFS_TX_MID_TERM_CTRL1 0x1bc
|
|
#define QPHY_V3_PCS_UFS_MULTI_LANE_CTRL1 0x1c4
|
|
|
|
#endif
|