mirror of
https://github.com/torvalds/linux
synced 2024-10-16 16:29:20 +00:00
dd3cb467eb
As indicated in link: https://lore.kernel.org/all/20220822204945.GA808626-robh@kernel.org/ DT schema files should not have 'Device Tree Binding' as part of there title: line. Remove this in most .yaml files, so hopefully preventing developers copying it into new .yaml files, and being asked to remove it. Signed-off-by: Andrew Lunn <andrew@lunn.ch> Link: https://lore.kernel.org/r/20220825020427.3460650-1-andrew@lunn.ch Signed-off-by: Rob Herring <robh@kernel.org>
93 lines
1.8 KiB
YAML
93 lines
1.8 KiB
YAML
# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/timer/xlnx,xps-timer.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Xilinx LogiCORE IP AXI Timer
|
|
|
|
maintainers:
|
|
- Sean Anderson <sean.anderson@seco.com>
|
|
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: xlnx,xps-timer-1.00.a
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
clock-names:
|
|
const: s_axi_aclk
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
'#pwm-cells': true
|
|
|
|
xlnx,count-width:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [8, 16, 32]
|
|
default: 32
|
|
description:
|
|
The width of the counter(s), in bits.
|
|
|
|
xlnx,one-timer-only:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
enum: [ 0, 1 ]
|
|
description:
|
|
Whether only one timer is present in this block.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- xlnx,one-timer-only
|
|
|
|
allOf:
|
|
- if:
|
|
required:
|
|
- '#pwm-cells'
|
|
then:
|
|
allOf:
|
|
- required:
|
|
- clocks
|
|
- properties:
|
|
xlnx,one-timer-only:
|
|
const: 0
|
|
else:
|
|
required:
|
|
- interrupts
|
|
- if:
|
|
required:
|
|
- clocks
|
|
then:
|
|
required:
|
|
- clock-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
timer@800e0000 {
|
|
clock-names = "s_axi_aclk";
|
|
clocks = <&zynqmp_clk 71>;
|
|
compatible = "xlnx,xps-timer-1.00.a";
|
|
reg = <0x800e0000 0x10000>;
|
|
interrupts = <0 39 2>;
|
|
xlnx,count-width = <16>;
|
|
xlnx,one-timer-only = <0x0>;
|
|
};
|
|
|
|
timer@800f0000 {
|
|
#pwm-cells = <0>;
|
|
clock-names = "s_axi_aclk";
|
|
clocks = <&zynqmp_clk 71>;
|
|
compatible = "xlnx,xps-timer-1.00.a";
|
|
reg = <0x800e0000 0x10000>;
|
|
xlnx,count-width = <32>;
|
|
xlnx,one-timer-only = <0x0>;
|
|
};
|