linux/include/dt-bindings/memory
Linus Torvalds f23cdfcd04 IOMMU Updates for Linux v6.1:
Including:
 
 	- Removal of the bus_set_iommu() interface which became
 	  unnecesary because of IOMMU per-device probing
 
 	- Make the dma-iommu.h header private
 
 	- Intel VT-d changes from Lu Baolu:
 	  - Decouple PASID and PRI from SVA
 	  - Add ESRTPS & ESIRTPS capability check
 	  - Cleanups
 
 	- Apple DART support for the M1 Pro/MAX SOCs
 
 	- Support for AMD IOMMUv2 page-tables for the DMA-API layer. The
 	  v2 page-tables are compatible with the x86 CPU page-tables.
 	  Using them for DMA-API prepares support for hardware-assisted
 	  IOMMU virtualization
 
 	- Support for MT6795 Helio X10 M4Us in the Mediatek IOMMU driver
 
 	- Some smaller fixes and cleanups
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEEr9jSbILcajRFYWYyK/BELZcBGuMFAmNEC5oACgkQK/BELZcB
 GuNcOQ/6A5SXmcvDRLYZW1ENM5Z6xsZ1LabSZkjhYSpmbJyu8Uny/Z2aRWqxPMLJ
 hJeHTsWSLhrTq1VfjFhELHB3kgT2DRr7H3LXXaMNC6qz690EcavX1wKX2AxH0m22
 8YrktkyAmFQ3BG6rsQLdlMMasLph/x06ix/xO9opQZVFdj/fV0Jx7ekX1JK+U3hx
 MI96i5W3G5PBVHBypAvjxSlmA4saj9Fhk7l3IZL7py9AOKz7NypuwWRs+86PMBiO
 EzLt5aF4g8pmKChF/c9BsoIbjBYvTG/s3NbycIng0ACc2SOvf+EvtoVZQclWifbT
 lwti9PLdsoVUnPOZHLYOTx4xSf/UyoLVzaLxJ52aoXnNYe2qaX5DANXhT2mWIY/Y
 z1mzOkShmK7WF7a8arRyqJeLJ4SvDx8GrbvLiom3DAzmqVHzzFGadHtt5fvGYN4F
 Jet/JIN3HjECQbamqtPBpWquBFhLmgusPksIiyMFscRvYdZqkaVkTkElcF3WqAMm
 QkeecfoTQ9Vdtdz44ZVLRjKpS77yRZmHshp1r/rfSI+9Ok8uRI+xmmcyrAI6ElqH
 DH14tLHPzw694rTHF+bTCd+pPMGOoFLi0xAfUXAeGWm1uzC1JIRrVu5JeQNOUOSD
 5SQDXB7dPrhXngaws5Fx2u3amCO3688mslcGgM7q54kC+LyVo0E=
 =h0sT
 -----END PGP SIGNATURE-----

Merge tag 'iommu-updates-v6.1' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu

Pull iommu updates from Joerg Roedel:

 - remove the bus_set_iommu() interface which became unnecesary because
   of IOMMU per-device probing

 - make the dma-iommu.h header private

 - Intel VT-d changes from Lu Baolu:
	  - Decouple PASID and PRI from SVA
	  - Add ESRTPS & ESIRTPS capability check
	  - Cleanups

 - Apple DART support for the M1 Pro/MAX SOCs

 - support for AMD IOMMUv2 page-tables for the DMA-API layer.

   The v2 page-tables are compatible with the x86 CPU page-tables. Using
   them for DMA-API prepares support for hardware-assisted IOMMU
   virtualization

 - support for MT6795 Helio X10 M4Us in the Mediatek IOMMU driver

 - some smaller fixes and cleanups

* tag 'iommu-updates-v6.1' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu: (59 commits)
  iommu/vt-d: Avoid unnecessary global DMA cache invalidation
  iommu/vt-d: Avoid unnecessary global IRTE cache invalidation
  iommu/vt-d: Rename cap_5lp_support to cap_fl5lp_support
  iommu/vt-d: Remove pasid_set_eafe()
  iommu/vt-d: Decouple PASID & PRI enabling from SVA
  iommu/vt-d: Remove unnecessary SVA data accesses in page fault path
  dt-bindings: iommu: arm,smmu-v3: Relax order of interrupt names
  iommu: dart: Support t6000 variant
  iommu/io-pgtable-dart: Add DART PTE support for t6000
  iommu/io-pgtable: Add DART subpage protection support
  iommu/io-pgtable: Move Apple DART support to its own file
  iommu/mediatek: Add support for MT6795 Helio X10 M4Us
  iommu/mediatek: Introduce new flag TF_PORT_TO_ADDR_MT8173
  dt-bindings: mediatek: Add bindings for MT6795 M4U
  iommu/iova: Fix module config properly
  iommu/amd: Fix sparse warning
  iommu/amd: Remove outdated comment
  iommu/amd: Free domain ID after domain_flush_pages
  iommu/amd: Free domain id in error path
  iommu/virtio: Fix compile error with viommu_capable()
  ...
2022-10-10 13:20:53 -07:00
..
mt2701-larb-port.h dt-bindings: memory: mediatek: Rename header guard for SMI header file 2021-02-01 11:27:59 +00:00
mt2712-larb-port.h dt-bindings: memory: mediatek: Rename header guard for SMI header file 2021-02-01 11:27:59 +00:00
mt6779-larb-port.h dt-bindings: memory: mediatek: Rename header guard for SMI header file 2021-02-01 11:27:59 +00:00
mt6795-larb-port.h dt-bindings: mediatek: Add bindings for MT6795 M4U 2022-09-26 13:33:02 +02:00
mt8167-larb-port.h dt-bindings: memory: mediatek: Rename header guard for SMI header file 2021-02-01 11:27:59 +00:00
mt8173-larb-port.h dt-bindings: memory: mediatek: Rename header guard for SMI header file 2021-02-01 11:27:59 +00:00
mt8183-larb-port.h dt-bindings: memory: mediatek: Rename header guard for SMI header file 2021-02-01 11:27:59 +00:00
mt8186-memory-port.h dt-bindings: mediatek: mt8186: Add binding for MM iommu 2022-05-04 10:39:38 +02:00
mt8192-larb-port.h dt-bindings: mediatek: Add binding for mt8192 IOMMU 2021-02-01 11:27:59 +00:00
mt8195-memory-port.h dt-bindings: mediatek: mt8195: Add binding for infra IOMMU 2022-05-04 10:39:38 +02:00
mtk-memory-port.h dt-bindings: mediatek: mt8195: Add binding for infra IOMMU 2022-05-04 10:39:38 +02:00
tegra20-mc.h dt-bindings: memory: tegra20: Add memory client IDs 2020-11-26 19:05:15 +01:00
tegra30-mc.h dt-bindings: memory: tegra30: Add memory client IDs 2020-11-26 19:05:15 +01:00
tegra114-mc.h dt-bindings: memory: tegra: Remove Tegra114 SATA and AFI reset definitions 2018-05-18 22:45:01 +02:00
tegra124-mc.h dt-bindings: memory: tegra124: Add memory client IDs 2020-11-26 19:05:16 +01:00
tegra186-mc.h dt-bindings: memory: Add Tegra186 memory client IDs 2020-01-09 19:10:04 +01:00
tegra194-mc.h dt-bindings: memory: Add Tegra194 memory controller header 2020-01-09 19:10:27 +01:00
tegra210-mc.h dt-bindings: memory: tegra: Add missing swgroups 2020-10-27 20:52:30 +01:00
tegra234-mc.h dt-bindings: Add Host1x context stream IDs on Tegra234 2022-09-15 14:05:42 +02:00