mirror of
https://github.com/torvalds/linux
synced 2024-09-27 15:00:46 +00:00
f0348c438c
Impact: don't trim e820 according to wrong mtrr Ozan reports that his server emits strange warning. it turns out the BIOS sets the MTRRs incorrectly. Ignore those strange ranges, and don't trim e820, just emit one warning about BIOS Reported-by: Ozan Çağlayan <ozan@pardus.org.tr> Signed-off-by: Yinghai Lu <yinghai@kernel.org> LKML-Reference: <49BEE1E7.7020706@kernel.org> Signed-off-by: Ingo Molnar <mingo@elte.hu>
95 lines
2.6 KiB
C
95 lines
2.6 KiB
C
/*
|
|
* local mtrr defines.
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/stddef.h>
|
|
|
|
#define MTRRcap_MSR 0x0fe
|
|
#define MTRRdefType_MSR 0x2ff
|
|
|
|
#define MTRRfix64K_00000_MSR 0x250
|
|
#define MTRRfix16K_80000_MSR 0x258
|
|
#define MTRRfix16K_A0000_MSR 0x259
|
|
#define MTRRfix4K_C0000_MSR 0x268
|
|
#define MTRRfix4K_C8000_MSR 0x269
|
|
#define MTRRfix4K_D0000_MSR 0x26a
|
|
#define MTRRfix4K_D8000_MSR 0x26b
|
|
#define MTRRfix4K_E0000_MSR 0x26c
|
|
#define MTRRfix4K_E8000_MSR 0x26d
|
|
#define MTRRfix4K_F0000_MSR 0x26e
|
|
#define MTRRfix4K_F8000_MSR 0x26f
|
|
|
|
#define MTRR_CHANGE_MASK_FIXED 0x01
|
|
#define MTRR_CHANGE_MASK_VARIABLE 0x02
|
|
#define MTRR_CHANGE_MASK_DEFTYPE 0x04
|
|
|
|
extern unsigned int mtrr_usage_table[MTRR_MAX_VAR_RANGES];
|
|
|
|
struct mtrr_ops {
|
|
u32 vendor;
|
|
u32 use_intel_if;
|
|
// void (*init)(void);
|
|
void (*set)(unsigned int reg, unsigned long base,
|
|
unsigned long size, mtrr_type type);
|
|
void (*set_all)(void);
|
|
|
|
void (*get)(unsigned int reg, unsigned long *base,
|
|
unsigned long *size, mtrr_type * type);
|
|
int (*get_free_region)(unsigned long base, unsigned long size,
|
|
int replace_reg);
|
|
int (*validate_add_page)(unsigned long base, unsigned long size,
|
|
unsigned int type);
|
|
int (*have_wrcomb)(void);
|
|
};
|
|
|
|
extern int generic_get_free_region(unsigned long base, unsigned long size,
|
|
int replace_reg);
|
|
extern int generic_validate_add_page(unsigned long base, unsigned long size,
|
|
unsigned int type);
|
|
|
|
extern struct mtrr_ops generic_mtrr_ops;
|
|
|
|
extern int positive_have_wrcomb(void);
|
|
|
|
/* library functions for processor-specific routines */
|
|
struct set_mtrr_context {
|
|
unsigned long flags;
|
|
unsigned long cr4val;
|
|
u32 deftype_lo;
|
|
u32 deftype_hi;
|
|
u32 ccr3;
|
|
};
|
|
|
|
void set_mtrr_done(struct set_mtrr_context *ctxt);
|
|
void set_mtrr_cache_disable(struct set_mtrr_context *ctxt);
|
|
void set_mtrr_prepare_save(struct set_mtrr_context *ctxt);
|
|
|
|
void fill_mtrr_var_range(unsigned int index,
|
|
u32 base_lo, u32 base_hi, u32 mask_lo, u32 mask_hi);
|
|
void get_mtrr_state(void);
|
|
|
|
extern void set_mtrr_ops(struct mtrr_ops * ops);
|
|
|
|
extern u64 size_or_mask, size_and_mask;
|
|
extern struct mtrr_ops * mtrr_if;
|
|
|
|
#define is_cpu(vnd) (mtrr_if && mtrr_if->vendor == X86_VENDOR_##vnd)
|
|
#define use_intel() (mtrr_if && mtrr_if->use_intel_if == 1)
|
|
|
|
extern unsigned int num_var_ranges;
|
|
extern u64 mtrr_tom2;
|
|
extern struct mtrr_state_type mtrr_state;
|
|
|
|
void mtrr_state_warn(void);
|
|
const char *mtrr_attrib_to_str(int x);
|
|
void mtrr_wrmsr(unsigned, unsigned, unsigned);
|
|
|
|
/* CPU specific mtrr init functions */
|
|
int amd_init_mtrr(void);
|
|
int cyrix_init_mtrr(void);
|
|
int centaur_init_mtrr(void);
|
|
|
|
extern int changed_by_mtrr_cleanup;
|
|
extern int mtrr_cleanup(unsigned address_bits);
|