Shannon Zhao 76993739cd arm64: KVM: Add helper to handle PMCR register bits ... According to ARMv8 spec, when writing 1 to PMCR.E, all counters are enabled by PMCNTENSET, while writing 0 to PMCR.E, all counters are disabled. When writing 1 to PMCR.P, reset all event counters, not including PMCCNTR, to zero. When writing 1 to PMCR.C, reset PMCCNTR to zero. Signed-off-by: Shannon Zhao <shannon.zhao@linaro.org> Reviewed-by: Marc Zyngier <marc.zyngier@arm.com> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>		2016-02-29 18:34:21 +00:00
..
arm_arch_timer.h	arm/arm64: KVM: Rework the arch timer to use level-triggered semantics	2015-10-22 23:01:44 +02:00
arm_pmu.h	arm64: KVM: Add helper to handle PMCR register bits	2016-02-29 18:34:21 +00:00
arm_vgic.h	KVM: arm/arm64: vgic-v3: Make the LR indexing macro public	2015-12-14 11:30:38 +00:00
iodev.h	KVM: move iodev.h from virt/kvm/ to include/kvm	2015-03-26 21:43:12 +00:00