mirror of
https://github.com/torvalds/linux
synced 2024-10-15 15:59:15 +00:00
2b9a50ea84
Implement suspend/resume() operations for component drivers. For most scenarios, the PM flow is similar to standard streaming one, except for the part where the position register are being saved and the lack of PCM pages freeing. To reduce code duplication, all avs_dai_suspend_XXX() and avs_dai_resume_XXX() functions reuse their non-PM equivalents. Given that path binding/unbinding happens only in FE part of the stream, the order of suspend() goes: 1. hw_free() all FE DAIs, paths are unbound here 2. hw_free() all BE DAIs Consequently, for resume() its: 1. hw_params() all BE DAIs 2. hw_params() all FE DAIs, paths are bound here 3. prepare() all BE DAIs 4. prepare() all FE DAIs As component->suspend/resume() do not provide substream pointer, store it ourselves so that the PM flow has all the necessary information to proceed. Signed-off-by: Cezary Rojewski <cezary.rojewski@intel.com> Link: https://lore.kernel.org/r/20221027124702.1761002-3-cezary.rojewski@intel.com Signed-off-by: Mark Brown <broonie@kernel.org>
181 lines
6.4 KiB
C
181 lines
6.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __SOUND_HDAUDIO_EXT_H
|
|
#define __SOUND_HDAUDIO_EXT_H
|
|
|
|
#include <linux/io-64-nonatomic-lo-hi.h>
|
|
#include <linux/iopoll.h>
|
|
#include <sound/hdaudio.h>
|
|
|
|
int snd_hdac_ext_bus_init(struct hdac_bus *bus, struct device *dev,
|
|
const struct hdac_bus_ops *ops,
|
|
const struct hdac_ext_bus_ops *ext_ops);
|
|
|
|
void snd_hdac_ext_bus_exit(struct hdac_bus *bus);
|
|
void snd_hdac_ext_bus_device_remove(struct hdac_bus *bus);
|
|
|
|
#define HDA_CODEC_REV_EXT_ENTRY(_vid, _rev, _name, drv_data) \
|
|
{ .vendor_id = (_vid), .rev_id = (_rev), .name = (_name), \
|
|
.api_version = HDA_DEV_ASOC, \
|
|
.driver_data = (unsigned long)(drv_data) }
|
|
#define HDA_CODEC_EXT_ENTRY(_vid, _revid, _name, _drv_data) \
|
|
HDA_CODEC_REV_EXT_ENTRY(_vid, _revid, _name, _drv_data)
|
|
|
|
void snd_hdac_ext_bus_ppcap_enable(struct hdac_bus *chip, bool enable);
|
|
void snd_hdac_ext_bus_ppcap_int_enable(struct hdac_bus *chip, bool enable);
|
|
|
|
int snd_hdac_ext_bus_get_ml_capabilities(struct hdac_bus *bus);
|
|
struct hdac_ext_link *snd_hdac_ext_bus_get_hlink_by_addr(struct hdac_bus *bus, int addr);
|
|
struct hdac_ext_link *snd_hdac_ext_bus_get_hlink_by_name(struct hdac_bus *bus,
|
|
const char *codec_name);
|
|
|
|
enum hdac_ext_stream_type {
|
|
HDAC_EXT_STREAM_TYPE_COUPLED = 0,
|
|
HDAC_EXT_STREAM_TYPE_HOST,
|
|
HDAC_EXT_STREAM_TYPE_LINK
|
|
};
|
|
|
|
/**
|
|
* hdac_ext_stream: HDAC extended stream for extended HDA caps
|
|
*
|
|
* @hstream: hdac_stream
|
|
* @pphc_addr: processing pipe host stream pointer
|
|
* @pplc_addr: processing pipe link stream pointer
|
|
* @decoupled: stream host and link is decoupled
|
|
* @link_locked: link is locked
|
|
* @link_prepared: link is prepared
|
|
* @link_substream: link substream
|
|
*/
|
|
struct hdac_ext_stream {
|
|
struct hdac_stream hstream;
|
|
|
|
void __iomem *pphc_addr;
|
|
void __iomem *pplc_addr;
|
|
|
|
u32 pphcllpl;
|
|
u32 pphcllpu;
|
|
u32 pphcldpl;
|
|
u32 pphcldpu;
|
|
|
|
bool decoupled:1;
|
|
bool link_locked:1;
|
|
bool link_prepared;
|
|
|
|
struct snd_pcm_substream *link_substream;
|
|
};
|
|
|
|
#define hdac_stream(s) (&(s)->hstream)
|
|
#define stream_to_hdac_ext_stream(s) \
|
|
container_of(s, struct hdac_ext_stream, hstream)
|
|
|
|
int snd_hdac_ext_stream_init_all(struct hdac_bus *bus, int start_idx,
|
|
int num_stream, int dir);
|
|
void snd_hdac_ext_stream_free_all(struct hdac_bus *bus);
|
|
void snd_hdac_ext_link_free_all(struct hdac_bus *bus);
|
|
struct hdac_ext_stream *snd_hdac_ext_stream_assign(struct hdac_bus *bus,
|
|
struct snd_pcm_substream *substream,
|
|
int type);
|
|
void snd_hdac_ext_stream_release(struct hdac_ext_stream *hext_stream, int type);
|
|
void snd_hdac_ext_stream_decouple_locked(struct hdac_bus *bus,
|
|
struct hdac_ext_stream *hext_stream, bool decouple);
|
|
void snd_hdac_ext_stream_decouple(struct hdac_bus *bus,
|
|
struct hdac_ext_stream *azx_dev, bool decouple);
|
|
|
|
void snd_hdac_ext_stream_start(struct hdac_ext_stream *hext_stream);
|
|
void snd_hdac_ext_stream_clear(struct hdac_ext_stream *hext_stream);
|
|
void snd_hdac_ext_stream_reset(struct hdac_ext_stream *hext_stream);
|
|
int snd_hdac_ext_stream_setup(struct hdac_ext_stream *hext_stream, int fmt);
|
|
|
|
struct hdac_ext_link {
|
|
struct hdac_bus *bus;
|
|
int index;
|
|
void __iomem *ml_addr; /* link output stream reg pointer */
|
|
u32 lcaps; /* link capablities */
|
|
u16 lsdiid; /* link sdi identifier */
|
|
|
|
int ref_count;
|
|
|
|
struct list_head list;
|
|
};
|
|
|
|
int snd_hdac_ext_bus_link_power_up(struct hdac_ext_link *hlink);
|
|
int snd_hdac_ext_bus_link_power_down(struct hdac_ext_link *hlink);
|
|
int snd_hdac_ext_bus_link_power_up_all(struct hdac_bus *bus);
|
|
int snd_hdac_ext_bus_link_power_down_all(struct hdac_bus *bus);
|
|
void snd_hdac_ext_bus_link_set_stream_id(struct hdac_ext_link *hlink,
|
|
int stream);
|
|
void snd_hdac_ext_bus_link_clear_stream_id(struct hdac_ext_link *hlink,
|
|
int stream);
|
|
|
|
int snd_hdac_ext_bus_link_get(struct hdac_bus *bus, struct hdac_ext_link *hlink);
|
|
int snd_hdac_ext_bus_link_put(struct hdac_bus *bus, struct hdac_ext_link *hlink);
|
|
|
|
void snd_hdac_ext_bus_link_power(struct hdac_device *codec, bool enable);
|
|
|
|
#define snd_hdac_adsp_writeb(chip, reg, value) \
|
|
snd_hdac_reg_writeb(chip, (chip)->dsp_ba + (reg), value)
|
|
#define snd_hdac_adsp_readb(chip, reg) \
|
|
snd_hdac_reg_readb(chip, (chip)->dsp_ba + (reg))
|
|
#define snd_hdac_adsp_writew(chip, reg, value) \
|
|
snd_hdac_reg_writew(chip, (chip)->dsp_ba + (reg), value)
|
|
#define snd_hdac_adsp_readw(chip, reg) \
|
|
snd_hdac_reg_readw(chip, (chip)->dsp_ba + (reg))
|
|
#define snd_hdac_adsp_writel(chip, reg, value) \
|
|
snd_hdac_reg_writel(chip, (chip)->dsp_ba + (reg), value)
|
|
#define snd_hdac_adsp_readl(chip, reg) \
|
|
snd_hdac_reg_readl(chip, (chip)->dsp_ba + (reg))
|
|
#define snd_hdac_adsp_writeq(chip, reg, value) \
|
|
snd_hdac_reg_writeq(chip, (chip)->dsp_ba + (reg), value)
|
|
#define snd_hdac_adsp_readq(chip, reg) \
|
|
snd_hdac_reg_readq(chip, (chip)->dsp_ba + (reg))
|
|
|
|
#define snd_hdac_adsp_updateb(chip, reg, mask, val) \
|
|
snd_hdac_adsp_writeb(chip, reg, \
|
|
(snd_hdac_adsp_readb(chip, reg) & ~(mask)) | (val))
|
|
#define snd_hdac_adsp_updatew(chip, reg, mask, val) \
|
|
snd_hdac_adsp_writew(chip, reg, \
|
|
(snd_hdac_adsp_readw(chip, reg) & ~(mask)) | (val))
|
|
#define snd_hdac_adsp_updatel(chip, reg, mask, val) \
|
|
snd_hdac_adsp_writel(chip, reg, \
|
|
(snd_hdac_adsp_readl(chip, reg) & ~(mask)) | (val))
|
|
#define snd_hdac_adsp_updateq(chip, reg, mask, val) \
|
|
snd_hdac_adsp_writeq(chip, reg, \
|
|
(snd_hdac_adsp_readq(chip, reg) & ~(mask)) | (val))
|
|
|
|
#define snd_hdac_adsp_readb_poll(chip, reg, val, cond, delay_us, timeout_us) \
|
|
readb_poll_timeout((chip)->dsp_ba + (reg), val, cond, \
|
|
delay_us, timeout_us)
|
|
#define snd_hdac_adsp_readw_poll(chip, reg, val, cond, delay_us, timeout_us) \
|
|
readw_poll_timeout((chip)->dsp_ba + (reg), val, cond, \
|
|
delay_us, timeout_us)
|
|
#define snd_hdac_adsp_readl_poll(chip, reg, val, cond, delay_us, timeout_us) \
|
|
readl_poll_timeout((chip)->dsp_ba + (reg), val, cond, \
|
|
delay_us, timeout_us)
|
|
#define snd_hdac_adsp_readq_poll(chip, reg, val, cond, delay_us, timeout_us) \
|
|
readq_poll_timeout((chip)->dsp_ba + (reg), val, cond, \
|
|
delay_us, timeout_us)
|
|
|
|
struct hdac_ext_device;
|
|
|
|
/* ops common to all codec drivers */
|
|
struct hdac_ext_codec_ops {
|
|
int (*build_controls)(struct hdac_ext_device *dev);
|
|
int (*init)(struct hdac_ext_device *dev);
|
|
void (*free)(struct hdac_ext_device *dev);
|
|
};
|
|
|
|
struct hda_dai_map {
|
|
char *dai_name;
|
|
hda_nid_t nid;
|
|
u32 maxbps;
|
|
};
|
|
|
|
struct hdac_ext_dma_params {
|
|
u32 format;
|
|
u8 stream_tag;
|
|
};
|
|
|
|
int snd_hda_ext_driver_register(struct hdac_driver *drv);
|
|
void snd_hda_ext_driver_unregister(struct hdac_driver *drv);
|
|
|
|
#endif /* __SOUND_HDAUDIO_EXT_H */
|