mirror of
https://github.com/torvalds/linux
synced 2024-09-19 18:46:35 +00:00
f1c506d152
Add full clock controller support RK3588. [rebase, integrate fixes from Wyon and Finley, add missing frequencies to PLL lookup table, update commit message, add GATE_LINK clocks which downstream handles in its own driver with one DT node per clock] Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com> Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com> Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com> Link: https://lore.kernel.org/r/20221018151407.63395-10-sebastian.reichel@collabora.com [dropped module stuff after talking to Sebastian] Signed-off-by: Heiko Stuebner <heiko@sntech.de>
32 lines
1.1 KiB
Makefile
32 lines
1.1 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Rockchip Clock specific Makefile
|
|
#
|
|
|
|
obj-$(CONFIG_COMMON_CLK_ROCKCHIP) += clk-rockchip.o
|
|
|
|
clk-rockchip-y += clk.o
|
|
clk-rockchip-y += clk-pll.o
|
|
clk-rockchip-y += clk-cpu.o
|
|
clk-rockchip-y += clk-half-divider.o
|
|
clk-rockchip-y += clk-inverter.o
|
|
clk-rockchip-y += clk-mmc-phase.o
|
|
clk-rockchip-y += clk-muxgrf.o
|
|
clk-rockchip-y += clk-ddr.o
|
|
clk-rockchip-$(CONFIG_RESET_CONTROLLER) += softrst.o
|
|
|
|
obj-$(CONFIG_CLK_PX30) += clk-px30.o
|
|
obj-$(CONFIG_CLK_RV110X) += clk-rv1108.o
|
|
obj-$(CONFIG_CLK_RV1126) += clk-rv1126.o
|
|
obj-$(CONFIG_CLK_RK3036) += clk-rk3036.o
|
|
obj-$(CONFIG_CLK_RK312X) += clk-rk3128.o
|
|
obj-$(CONFIG_CLK_RK3188) += clk-rk3188.o
|
|
obj-$(CONFIG_CLK_RK322X) += clk-rk3228.o
|
|
obj-$(CONFIG_CLK_RK3288) += clk-rk3288.o
|
|
obj-$(CONFIG_CLK_RK3308) += clk-rk3308.o
|
|
obj-$(CONFIG_CLK_RK3328) += clk-rk3328.o
|
|
obj-$(CONFIG_CLK_RK3368) += clk-rk3368.o
|
|
obj-$(CONFIG_CLK_RK3399) += clk-rk3399.o
|
|
obj-$(CONFIG_CLK_RK3568) += clk-rk3568.o
|
|
obj-$(CONFIG_CLK_RK3588) += clk-rk3588.o rst-rk3588.o
|