system/linux
system/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux synced 2024-10-19 09:49:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

media: ccs-pll: Fix condition for pre-PLL divider lower bound

Browse source 
The lower bound of the pre-PLL divider was calculated based on OP SYS
clock frequency which is also affected by the OP SYS clock divider. This
is wrong. The right clock frequency is that of the PLL output clock.

Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
This commit is contained in:
Sakari Ailus 2020-07-07 10:08:01 +02:00 committed by Mauro Carvalho Chehab
parent cab27256e8
commit fe52ece8d2
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
drivers/media/i2c/ccs-pll.c
View file

@ -459,7 +459,7 @@ int ccs_pll_calculate(struct device *dev, const struct ccs_pll_limits *lim,
max_t(uint16_t, min_op_pre_pll_clk_div, max_t(uint16_t, min_op_pre_pll_clk_div,
clk_div_even_up( clk_div_even_up(
DIV_ROUND_UP(mul * pll->ext_clk_freq_hz, DIV_ROUND_UP(mul * pll->ext_clk_freq_hz,
op_lim_bk->max_sys_clk_freq_hz))); op_lim_fr->max_pll_op_clk_freq_hz)));
dev_dbg(dev, "pll_op check: min / max op_pre_pll_clk_div: %u / %u\n", dev_dbg(dev, "pll_op check: min / max op_pre_pll_clk_div: %u / %u\n",
min_op_pre_pll_clk_div, max_op_pre_pll_clk_div); min_op_pre_pll_clk_div, max_op_pre_pll_clk_div);