mirror of
https://github.com/torvalds/linux
synced 2024-10-08 20:34:15 +00:00
ARM: dts: imx: default to #pwm-cells = <3> in the SoC dtsi files
The imx-pwm driver supports 3 cells and this is the more flexible setting. So use it by default and overwrite it back to two for the files that reference the PWMs with just 2 cells to minimize changes. This allows to drop explicit setting to 3 cells for the boards that already depend on this. The boards that are now using 2 cells explicitly can be converted to 3 individually. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
5c73d9acd1
commit
fa28d8212e
|
@ -125,7 +125,7 @@ uart2: serial@207000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm: pwm@208000 {
|
pwm: pwm@208000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx1-pwm";
|
compatible = "fsl,imx1-pwm";
|
||||||
reg = <0x00208000 0x1000>;
|
reg = <0x00208000 0x1000>;
|
||||||
interrupts = <34>;
|
interrupts = <34>;
|
||||||
|
|
|
@ -411,7 +411,7 @@ gpio4: gpio@53f9c000 {
|
||||||
|
|
||||||
pwm2: pwm@53fa0000 {
|
pwm2: pwm@53fa0000 {
|
||||||
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
reg = <0x53fa0000 0x4000>;
|
reg = <0x53fa0000 0x4000>;
|
||||||
clocks = <&clks 106>, <&clks 52>;
|
clocks = <&clks 106>, <&clks 52>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
@ -430,7 +430,7 @@ gpio3: gpio@53fa4000 {
|
||||||
|
|
||||||
pwm3: pwm@53fa8000 {
|
pwm3: pwm@53fa8000 {
|
||||||
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
reg = <0x53fa8000 0x4000>;
|
reg = <0x53fa8000 0x4000>;
|
||||||
clocks = <&clks 107>, <&clks 52>;
|
clocks = <&clks 107>, <&clks 52>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
@ -488,7 +488,7 @@ slcdc@53fc0000 {
|
||||||
|
|
||||||
pwm4: pwm@53fc8000 {
|
pwm4: pwm@53fc8000 {
|
||||||
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
reg = <0x53fc8000 0x4000>;
|
reg = <0x53fc8000 0x4000>;
|
||||||
clocks = <&clks 108>, <&clks 52>;
|
clocks = <&clks 108>, <&clks 52>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
@ -535,7 +535,7 @@ wdog@53fdc000 {
|
||||||
|
|
||||||
pwm1: pwm@53fe0000 {
|
pwm1: pwm@53fe0000 {
|
||||||
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx25-pwm", "fsl,imx27-pwm";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
reg = <0x53fe0000 0x4000>;
|
reg = <0x53fe0000 0x4000>;
|
||||||
clocks = <&clks 105>, <&clks 52>;
|
clocks = <&clks 105>, <&clks 52>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
|
|
@ -134,7 +134,7 @@ gpt3: timer@10005000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm: pwm@10006000 {
|
pwm: pwm@10006000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx27-pwm";
|
compatible = "fsl,imx27-pwm";
|
||||||
reg = <0x10006000 0x1000>;
|
reg = <0x10006000 0x1000>;
|
||||||
interrupts = <23>;
|
interrupts = <23>;
|
||||||
|
|
|
@ -327,7 +327,7 @@ pwm: pwm@53fe0000 {
|
||||||
interrupts = <26>;
|
interrupts = <26>;
|
||||||
clocks = <&clks 10>, <&clks 42>;
|
clocks = <&clks 10>, <&clks 42>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
|
@ -289,7 +289,7 @@ iomuxc: iomuxc@53fa8000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm1: pwm@53fb4000 {
|
pwm1: pwm@53fb4000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x53fb4000 0x4000>;
|
reg = <0x53fb4000 0x4000>;
|
||||||
clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
|
clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
|
||||||
|
@ -299,7 +299,7 @@ pwm1: pwm@53fb4000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm2: pwm@53fb8000 {
|
pwm2: pwm@53fb8000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x53fb8000 0x4000>;
|
reg = <0x53fb8000 0x4000>;
|
||||||
clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
|
clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
|
||||||
|
|
|
@ -113,6 +113,7 @@ &ipu_di0_disp1 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm_backlight>;
|
pinctrl-0 = <&pinctrl_pwm_backlight>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -400,7 +400,7 @@ iomuxc: iomuxc@73fa8000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm1: pwm@73fb4000 {
|
pwm1: pwm@73fb4000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x73fb4000 0x4000>;
|
reg = <0x73fb4000 0x4000>;
|
||||||
clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
|
clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
|
||||||
|
@ -410,7 +410,7 @@ pwm1: pwm@73fb4000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm2: pwm@73fb8000 {
|
pwm2: pwm@73fb8000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x73fb8000 0x4000>;
|
reg = <0x73fb8000 0x4000>;
|
||||||
clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
|
clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
|
||||||
|
|
|
@ -162,6 +162,14 @@ MX53_PAD_EIM_D20__GPIO3_20 0x1e4
|
||||||
>;
|
>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&pwm2 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
|
};
|
||||||
|
|
||||||
&uart1 {
|
&uart1 {
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
|
@ -321,6 +321,7 @@ &ipu_di1_disp1 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -624,12 +624,14 @@ &pmu {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -209,6 +209,14 @@ MX53_PAD_PATA_CS_1__UART3_RXD_MUX 0x1e4
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
|
};
|
||||||
|
|
||||||
|
&pwm2 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
|
};
|
||||||
|
|
||||||
&uart1 {
|
&uart1 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_uart1>;
|
pinctrl-0 = <&pinctrl_uart1>;
|
||||||
|
|
|
@ -542,7 +542,6 @@ &nfc {
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
&sdma {
|
&sdma {
|
||||||
|
|
|
@ -525,7 +525,7 @@ port@2 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm1: pwm@53fb4000 {
|
pwm1: pwm@53fb4000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx53-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx53-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x53fb4000 0x4000>;
|
reg = <0x53fb4000 0x4000>;
|
||||||
clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
|
clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
|
||||||
|
@ -535,7 +535,7 @@ pwm1: pwm@53fb4000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm2: pwm@53fb8000 {
|
pwm2: pwm@53fb8000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx53-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx53-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x53fb8000 0x4000>;
|
reg = <0x53fb8000 0x4000>;
|
||||||
clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
|
clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
|
||||||
|
|
|
@ -79,5 +79,6 @@ &ipu1_di0_disp0 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
|
@ -69,5 +69,6 @@ &ipu1_di0_disp0 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
|
@ -303,6 +303,7 @@ &ipu1_di0_disp0 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -540,7 +540,6 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
#pwm-cells = <3>;
|
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
|
|
|
@ -334,6 +334,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -253,7 +253,6 @@ &pcie {
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -399,7 +399,6 @@ lvds0_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
#pwm-cells = <3>;
|
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -378,12 +378,14 @@ MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -237,7 +237,6 @@ lvds0_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
#pwm-cells = <3>;
|
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -455,6 +455,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -570,6 +570,7 @@ lvds0_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -203,6 +203,7 @@ lvds1_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -371,6 +371,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
|
|
|
@ -211,6 +211,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -336,6 +336,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -312,6 +312,7 @@ &pwm2 {
|
||||||
|
|
||||||
/* Colibri PWM<A> */
|
/* Colibri PWM<A> */
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
|
|
|
@ -233,6 +233,7 @@ MX6QDL_PAD_EIM_DA8__GPIO3_IO08 0x17059
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -737,14 +737,17 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -365,6 +365,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -356,6 +356,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -419,6 +419,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default", "state_dio";
|
pinctrl-names = "default", "state_dio";
|
||||||
pinctrl-0 = <&pinctrl_pwm4_backlight>;
|
pinctrl-0 = <&pinctrl_pwm4_backlight>;
|
||||||
pinctrl-1 = <&pinctrl_pwm4_dio>;
|
pinctrl-1 = <&pinctrl_pwm4_dio>;
|
||||||
|
|
|
@ -471,6 +471,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -365,6 +365,7 @@ timing0: g101evn010 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -401,6 +401,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -245,6 +245,7 @@ mipi_csi2_in: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -497,6 +497,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
@ -509,6 +510,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -736,12 +736,14 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
@ -754,6 +756,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -639,6 +639,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
@ -651,6 +652,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -596,6 +596,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
@ -608,6 +609,7 @@ &pwm3 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -218,6 +218,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -800,6 +800,7 @@ timing0: hsd100pxn1 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -687,18 +687,21 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -729,6 +729,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -140,6 +140,7 @@ lvds0_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -738,14 +738,12 @@ MATRIX_KEY(2, 2, KEY_KP9) /* 0x02020049 */
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -499,7 +499,7 @@ aipstz@207c000 { /* AIPSTZ1 */
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm1: pwm@2080000 {
|
pwm1: pwm@2080000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02080000 0x4000>;
|
reg = <0x02080000 0x4000>;
|
||||||
interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
@ -510,7 +510,7 @@ pwm1: pwm@2080000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm2: pwm@2084000 {
|
pwm2: pwm@2084000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02084000 0x4000>;
|
reg = <0x02084000 0x4000>;
|
||||||
interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
@ -521,7 +521,7 @@ pwm2: pwm@2084000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm3: pwm@2088000 {
|
pwm3: pwm@2088000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02088000 0x4000>;
|
reg = <0x02088000 0x4000>;
|
||||||
interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
@ -532,7 +532,7 @@ pwm3: pwm@2088000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm4: pwm@208c000 {
|
pwm4: pwm@208c000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x0208c000 0x4000>;
|
reg = <0x0208c000 0x4000>;
|
||||||
interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
|
|
@ -575,6 +575,7 @@ display_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -334,7 +334,7 @@ uart4: serial@2038000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm1: pwm@2080000 {
|
pwm1: pwm@2080000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02080000 0x4000>;
|
reg = <0x02080000 0x4000>;
|
||||||
interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
@ -344,7 +344,7 @@ pwm1: pwm@2080000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm2: pwm@2084000 {
|
pwm2: pwm@2084000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02084000 0x4000>;
|
reg = <0x02084000 0x4000>;
|
||||||
interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
@ -354,7 +354,7 @@ pwm2: pwm@2084000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm3: pwm@2088000 {
|
pwm3: pwm@2088000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02088000 0x4000>;
|
reg = <0x02088000 0x4000>;
|
||||||
interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
@ -364,7 +364,7 @@ pwm3: pwm@2088000 {
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm4: pwm@208c000 {
|
pwm4: pwm@208c000 {
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x0208c000 0x4000>;
|
reg = <0x0208c000 0x4000>;
|
||||||
interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
|
|
@ -260,6 +260,7 @@ display_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -321,7 +321,7 @@ pwm1: pwm@2080000 {
|
||||||
clocks = <&clks IMX6SLL_CLK_PWM1>,
|
clocks = <&clks IMX6SLL_CLK_PWM1>,
|
||||||
<&clks IMX6SLL_CLK_PWM1>;
|
<&clks IMX6SLL_CLK_PWM1>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm2: pwm@2084000 {
|
pwm2: pwm@2084000 {
|
||||||
|
@ -331,7 +331,7 @@ pwm2: pwm@2084000 {
|
||||||
clocks = <&clks IMX6SLL_CLK_PWM2>,
|
clocks = <&clks IMX6SLL_CLK_PWM2>,
|
||||||
<&clks IMX6SLL_CLK_PWM2>;
|
<&clks IMX6SLL_CLK_PWM2>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm3: pwm@2088000 {
|
pwm3: pwm@2088000 {
|
||||||
|
@ -341,7 +341,7 @@ pwm3: pwm@2088000 {
|
||||||
clocks = <&clks IMX6SLL_CLK_PWM3>,
|
clocks = <&clks IMX6SLL_CLK_PWM3>,
|
||||||
<&clks IMX6SLL_CLK_PWM3>;
|
<&clks IMX6SLL_CLK_PWM3>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm4: pwm@208c000 {
|
pwm4: pwm@208c000 {
|
||||||
|
@ -351,7 +351,7 @@ pwm4: pwm@208c000 {
|
||||||
clocks = <&clks IMX6SLL_CLK_PWM4>,
|
clocks = <&clks IMX6SLL_CLK_PWM4>,
|
||||||
<&clks IMX6SLL_CLK_PWM4>;
|
<&clks IMX6SLL_CLK_PWM4>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
gpt1: timer@2098000 {
|
gpt1: timer@2098000 {
|
||||||
|
|
|
@ -229,6 +229,7 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -290,6 +290,7 @@ display_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -505,18 +505,21 @@ &pcie {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm2 {
|
&pwm2 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm2>;
|
pinctrl-0 = <&pinctrl_pwm2>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm6 {
|
&pwm6 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm6>;
|
pinctrl-0 = <&pinctrl_pwm6>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -423,7 +423,7 @@ pwm1: pwm@2080000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM1>,
|
clocks = <&clks IMX6SX_CLK_PWM1>,
|
||||||
<&clks IMX6SX_CLK_PWM1>;
|
<&clks IMX6SX_CLK_PWM1>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm2: pwm@2084000 {
|
pwm2: pwm@2084000 {
|
||||||
|
@ -433,7 +433,7 @@ pwm2: pwm@2084000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM2>,
|
clocks = <&clks IMX6SX_CLK_PWM2>,
|
||||||
<&clks IMX6SX_CLK_PWM2>;
|
<&clks IMX6SX_CLK_PWM2>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm3: pwm@2088000 {
|
pwm3: pwm@2088000 {
|
||||||
|
@ -443,7 +443,7 @@ pwm3: pwm@2088000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM3>,
|
clocks = <&clks IMX6SX_CLK_PWM3>,
|
||||||
<&clks IMX6SX_CLK_PWM3>;
|
<&clks IMX6SX_CLK_PWM3>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm4: pwm@208c000 {
|
pwm4: pwm@208c000 {
|
||||||
|
@ -453,7 +453,7 @@ pwm4: pwm@208c000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM4>,
|
clocks = <&clks IMX6SX_CLK_PWM4>,
|
||||||
<&clks IMX6SX_CLK_PWM4>;
|
<&clks IMX6SX_CLK_PWM4>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
flexcan1: can@2090000 {
|
flexcan1: can@2090000 {
|
||||||
|
@ -1357,7 +1357,7 @@ pwm5: pwm@22a4000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM5>,
|
clocks = <&clks IMX6SX_CLK_PWM5>,
|
||||||
<&clks IMX6SX_CLK_PWM5>;
|
<&clks IMX6SX_CLK_PWM5>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm6: pwm@22a8000 {
|
pwm6: pwm@22a8000 {
|
||||||
|
@ -1367,7 +1367,7 @@ pwm6: pwm@22a8000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM6>,
|
clocks = <&clks IMX6SX_CLK_PWM6>,
|
||||||
<&clks IMX6SX_CLK_PWM6>;
|
<&clks IMX6SX_CLK_PWM6>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm7: pwm@22ac000 {
|
pwm7: pwm@22ac000 {
|
||||||
|
@ -1377,7 +1377,7 @@ pwm7: pwm@22ac000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM7>,
|
clocks = <&clks IMX6SX_CLK_PWM7>,
|
||||||
<&clks IMX6SX_CLK_PWM7>;
|
<&clks IMX6SX_CLK_PWM7>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
|
|
||||||
pwm8: pwm@22b0000 {
|
pwm8: pwm@22b0000 {
|
||||||
|
@ -1387,7 +1387,7 @@ pwm8: pwm@22b0000 {
|
||||||
clocks = <&clks IMX6SX_CLK_PWM8>,
|
clocks = <&clks IMX6SX_CLK_PWM8>,
|
||||||
<&clks IMX6SX_CLK_PWM8>;
|
<&clks IMX6SX_CLK_PWM8>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -228,6 +228,7 @@ display_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm1 {
|
&pwm1 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm1>;
|
pinctrl-0 = <&pinctrl_pwm1>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -168,6 +168,7 @@ &pwm4 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm5 {
|
&pwm5 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm5>;
|
pinctrl-0 = <&pinctrl_pwm5>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -195,6 +195,7 @@ timing0: timing0 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm8 {
|
&pwm8 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm8>;
|
pinctrl-0 = <&pinctrl_pwm8>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -155,6 +155,7 @@ lcdif_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -187,6 +187,7 @@ timing0: timing0 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm8 {
|
&pwm8 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm8>;
|
pinctrl-0 = <&pinctrl_pwm8>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -41,6 +41,7 @@ &lcdif {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm7 {
|
&pwm7 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm7>;
|
pinctrl-0 = <&pinctrl_pwm7>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -153,6 +153,7 @@ rtc@32 {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm8 {
|
&pwm8 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm8>;
|
pinctrl-0 = <&pinctrl_pwm8>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -175,6 +175,7 @@ display_out: endpoint {
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm3 {
|
&pwm3 {
|
||||||
|
#pwm-cells = <2>;
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm3>;
|
pinctrl-0 = <&pinctrl_pwm3>;
|
||||||
status = "okay";
|
status = "okay";
|
||||||
|
|
|
@ -549,7 +549,6 @@ ETQ570 {
|
||||||
&pwm5 {
|
&pwm5 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm5>;
|
pinctrl-0 = <&pinctrl_pwm5>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -386,7 +386,7 @@ pwm1: pwm@2080000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM1>,
|
clocks = <&clks IMX6UL_CLK_PWM1>,
|
||||||
<&clks IMX6UL_CLK_PWM1>;
|
<&clks IMX6UL_CLK_PWM1>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -397,7 +397,7 @@ pwm2: pwm@2084000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM2>,
|
clocks = <&clks IMX6UL_CLK_PWM2>,
|
||||||
<&clks IMX6UL_CLK_PWM2>;
|
<&clks IMX6UL_CLK_PWM2>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -408,7 +408,7 @@ pwm3: pwm@2088000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM3>,
|
clocks = <&clks IMX6UL_CLK_PWM3>,
|
||||||
<&clks IMX6UL_CLK_PWM3>;
|
<&clks IMX6UL_CLK_PWM3>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -419,7 +419,7 @@ pwm4: pwm@208c000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM4>,
|
clocks = <&clks IMX6UL_CLK_PWM4>,
|
||||||
<&clks IMX6UL_CLK_PWM4>;
|
<&clks IMX6UL_CLK_PWM4>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -759,7 +759,7 @@ pwm5: pwm@20f0000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM5>,
|
clocks = <&clks IMX6UL_CLK_PWM5>,
|
||||||
<&clks IMX6UL_CLK_PWM5>;
|
<&clks IMX6UL_CLK_PWM5>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -770,7 +770,7 @@ pwm6: pwm@20f4000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM6>,
|
clocks = <&clks IMX6UL_CLK_PWM6>,
|
||||||
<&clks IMX6UL_CLK_PWM6>;
|
<&clks IMX6UL_CLK_PWM6>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -781,7 +781,7 @@ pwm7: pwm@20f8000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM7>,
|
clocks = <&clks IMX6UL_CLK_PWM7>,
|
||||||
<&clks IMX6UL_CLK_PWM7>;
|
<&clks IMX6UL_CLK_PWM7>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -792,7 +792,7 @@ pwm8: pwm@20fc000 {
|
||||||
clocks = <&clks IMX6UL_CLK_PWM8>,
|
clocks = <&clks IMX6UL_CLK_PWM8>,
|
||||||
<&clks IMX6UL_CLK_PWM8>;
|
<&clks IMX6UL_CLK_PWM8>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
#pwm-cells = <2>;
|
#pwm-cells = <3>;
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
|
@ -145,25 +145,21 @@ &lcdif {
|
||||||
&pwm4 {
|
&pwm4 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm4>;
|
pinctrl-0 = <&pinctrl_pwm4>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm5 {
|
&pwm5 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm5>;
|
pinctrl-0 = <&pinctrl_pwm5>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm6 {
|
&pwm6 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm6>;
|
pinctrl-0 = <&pinctrl_pwm6>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
&pwm7 {
|
&pwm7 {
|
||||||
pinctrl-names = "default";
|
pinctrl-names = "default";
|
||||||
pinctrl-0 = <&pinctrl_pwm7>;
|
pinctrl-0 = <&pinctrl_pwm7>;
|
||||||
#pwm-cells = <3>;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
&sdma {
|
&sdma {
|
||||||
|
|
Loading…
Reference in a new issue