system/linux
system/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux synced 2024-10-08 12:22:38 +00:00
Code Issues Packages Projects Releases Wiki Activity

crypto: hisilicon/hpre - init a structure member each line

Browse source 
Only init a structure member each line, just to keep the code neat.

Signed-off-by: Hui Tang <tanghui20@huawei.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
This commit is contained in:
Hui Tang 2021-05-12 14:27:05 +08:00 committed by Herbert Xu
parent e0a6f390d4
commit c9a753b973
1 changed files with 42 additions and 14 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

56
drivers/crypto/hisilicon/hpre/hpre_main.c
View file

@ -122,21 +122,49 @@ static const char * const hpre_debug_file_name[] = {
};
static const struct hpre_hw_error hpre_hw_errors[] = {
{ .int_msk = BIT(0), .msg = "core_ecc_1bit_err_int_set" },
{ .int_msk = BIT(1), .msg = "core_ecc_2bit_err_int_set" },
{ .int_msk = BIT(2), .msg = "dat_wb_poison_int_set" },
{ .int_msk = BIT(3), .msg = "dat_rd_poison_int_set" },
{ .int_msk = BIT(4), .msg = "bd_rd_poison_int_set" },
{ .int_msk = BIT(5), .msg = "ooo_ecc_2bit_err_int_set" },
{ .int_msk = BIT(6), .msg = "cluster1_shb_timeout_int_set" },
{ .int_msk = BIT(7), .msg = "cluster2_shb_timeout_int_set" },
{ .int_msk = BIT(8), .msg = "cluster3_shb_timeout_int_set" },
{ .int_msk = BIT(9), .msg = "cluster4_shb_timeout_int_set" },
{ .int_msk = GENMASK(15, 10), .msg = "ooo_rdrsp_err_int_set" },
{ .int_msk = GENMASK(21, 16), .msg = "ooo_wrrsp_err_int_set" },
{ .int_msk = BIT(22), .msg = "pt_rng_timeout_int_set"},
{ .int_msk = BIT(23), .msg = "sva_fsm_timeout_int_set"},
{
.int_msk = BIT(0),
.msg = "core_ecc_1bit_err_int_set"
}, {
.int_msk = BIT(1),
.msg = "core_ecc_2bit_err_int_set"
}, {
.int_msk = BIT(2),
.msg = "dat_wb_poison_int_set"
}, {
.int_msk = BIT(3),
.msg = "dat_rd_poison_int_set"
}, {
.int_msk = BIT(4),
.msg = "bd_rd_poison_int_set"
}, {
.int_msk = BIT(5),
.msg = "ooo_ecc_2bit_err_int_set"
}, {
.int_msk = BIT(6),
.msg = "cluster1_shb_timeout_int_set"
}, {
.int_msk = BIT(7),
.msg = "cluster2_shb_timeout_int_set"
}, {
.int_msk = BIT(8),
.msg = "cluster3_shb_timeout_int_set"
}, {
.int_msk = BIT(9),
.msg = "cluster4_shb_timeout_int_set"
}, {
.int_msk = GENMASK(15, 10),
.msg = "ooo_rdrsp_err_int_set"
}, {
.int_msk = GENMASK(21, 16),
.msg = "ooo_wrrsp_err_int_set"
}, {
.int_msk = BIT(22),
.msg = "pt_rng_timeout_int_set"
}, {
.int_msk = BIT(23),
.msg = "sva_fsm_timeout_int_set"
}, {
/* sentinel */
}
};