system/linux
system/linux
1
0
Fork 0
mirror of https://github.com/torvalds/linux synced 2024-10-03 09:48:02 +00:00
Code Issues Packages Projects Releases Wiki Activity

powerpc/64s: POWER10 nest MMU does not require flush escalation workaround

Browse source 
Per (non-public) Nest MMU Workbook, POWER10 and POWER9P NMMU does not
cache PTEs in PWC, so does not require PWC flush to invalidate these
translations.

Skip the workaround on POWER10 and later.

Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20220525022358.780745-2-npiggin@gmail.com
This commit is contained in:
Nicholas Piggin 2022-05-25 12:23:56 +10:00 committed by Michael Ellerman
parent ef1911c6d2
commit abf0878ce9
1 changed files with 11 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
arch/powerpc/mm/book3s64/radix_tlb.c
View file

@ -755,10 +755,18 @@ EXPORT_SYMBOL(radix__local_flush_tlb_page);
static bool mm_needs_flush_escalation(struct mm_struct *mm)
{
/*
* P9 nest MMU has issues with the page walk cache
* caching PTEs and not flushing them properly when
* RIC = 0 for a PID/LPID invalidate
* The P9 nest MMU has issues with the page walk cache caching PTEs
* and not flushing them when RIC = 0 for a PID/LPID invalidate.
*
* This may have been fixed in shipping firmware (by disabling PWC
* or preventing it from caching PTEs), but until that is confirmed,
* this workaround is required - escalate all RIC=0 IS=1/2/3 flushes
* to RIC=2.
*
* POWER10 (and P9P) does not have this problem.
*/
if (cpu_has_feature(CPU_FTR_ARCH_31))
return false;
if (atomic_read(&mm->context.copros) > 0)
return true;
return false;