mirror of
https://github.com/torvalds/linux
synced 2024-09-06 18:01:05 +00:00
net/smc: add v2 support to the work request layer
In the work request layer define one large v2 buffer for each link group that is used to transmit and receive large LLC control messages. Add the completion queue handling for this buffer. Signed-off-by: Karsten Graul <kgraul@linux.ibm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
24fb68111d
commit
8799e310fb
|
@ -837,13 +837,17 @@ static int smc_lgr_create(struct smc_sock *smc, struct smc_init_info *ini)
|
|||
}
|
||||
memcpy(lgr->pnet_id, ibdev->pnetid[ibport - 1],
|
||||
SMC_MAX_PNETID_LEN);
|
||||
if (smc_wr_alloc_lgr_mem(lgr))
|
||||
goto free_wq;
|
||||
smc_llc_lgr_init(lgr, smc);
|
||||
|
||||
link_idx = SMC_SINGLE_LINK;
|
||||
lnk = &lgr->lnk[link_idx];
|
||||
rc = smcr_link_init(lgr, lnk, link_idx, ini);
|
||||
if (rc)
|
||||
if (rc) {
|
||||
smc_wr_free_lgr_mem(lgr);
|
||||
goto free_wq;
|
||||
}
|
||||
lgr_list = &smc_lgr_list.list;
|
||||
lgr_lock = &smc_lgr_list.lock;
|
||||
atomic_inc(&lgr_cnt);
|
||||
|
@ -1250,6 +1254,7 @@ static void smc_lgr_free(struct smc_link_group *lgr)
|
|||
if (!atomic_dec_return(&lgr->smcd->lgr_cnt))
|
||||
wake_up(&lgr->smcd->lgrs_deleted);
|
||||
} else {
|
||||
smc_wr_free_lgr_mem(lgr);
|
||||
if (!atomic_dec_return(&lgr_cnt))
|
||||
wake_up(&lgrs_deleted);
|
||||
}
|
||||
|
|
|
@ -42,11 +42,16 @@ enum smc_link_state { /* possible states of a link */
|
|||
};
|
||||
|
||||
#define SMC_WR_BUF_SIZE 48 /* size of work request buffer */
|
||||
#define SMC_WR_BUF_V2_SIZE 8192 /* size of v2 work request buffer */
|
||||
|
||||
struct smc_wr_buf {
|
||||
u8 raw[SMC_WR_BUF_SIZE];
|
||||
};
|
||||
|
||||
struct smc_wr_v2_buf {
|
||||
u8 raw[SMC_WR_BUF_V2_SIZE];
|
||||
};
|
||||
|
||||
#define SMC_WR_REG_MR_WAIT_TIME (5 * HZ)/* wait time for ib_wr_reg_mr result */
|
||||
|
||||
enum smc_wr_reg_state {
|
||||
|
@ -92,7 +97,11 @@ struct smc_link {
|
|||
struct smc_wr_tx_pend *wr_tx_pends; /* WR send waiting for CQE */
|
||||
struct completion *wr_tx_compl; /* WR send CQE completion */
|
||||
/* above four vectors have wr_tx_cnt elements and use the same index */
|
||||
struct ib_send_wr *wr_tx_v2_ib; /* WR send v2 meta data */
|
||||
struct ib_sge *wr_tx_v2_sge; /* WR send v2 gather meta data*/
|
||||
struct smc_wr_tx_pend *wr_tx_v2_pend; /* WR send v2 waiting for CQE */
|
||||
dma_addr_t wr_tx_dma_addr; /* DMA address of wr_tx_bufs */
|
||||
dma_addr_t wr_tx_v2_dma_addr; /* DMA address of v2 tx buf*/
|
||||
atomic_long_t wr_tx_id; /* seq # of last sent WR */
|
||||
unsigned long *wr_tx_mask; /* bit mask of used indexes */
|
||||
u32 wr_tx_cnt; /* number of WR send buffers */
|
||||
|
@ -104,6 +113,7 @@ struct smc_link {
|
|||
struct ib_sge *wr_rx_sges; /* WR recv scatter meta data */
|
||||
/* above three vectors have wr_rx_cnt elements and use the same index */
|
||||
dma_addr_t wr_rx_dma_addr; /* DMA address of wr_rx_bufs */
|
||||
dma_addr_t wr_rx_v2_dma_addr; /* DMA address of v2 rx buf*/
|
||||
u64 wr_rx_id; /* seq # of last recv WR */
|
||||
u32 wr_rx_cnt; /* number of WR recv buffers */
|
||||
unsigned long wr_rx_tstamp; /* jiffies when last buf rx */
|
||||
|
@ -250,6 +260,10 @@ struct smc_link_group {
|
|||
/* client or server */
|
||||
struct smc_link lnk[SMC_LINKS_PER_LGR_MAX];
|
||||
/* smc link */
|
||||
struct smc_wr_v2_buf *wr_rx_buf_v2;
|
||||
/* WR v2 recv payload buffer */
|
||||
struct smc_wr_v2_buf *wr_tx_buf_v2;
|
||||
/* WR v2 send payload buffer */
|
||||
char peer_systemid[SMC_SYSTEMID_LEN];
|
||||
/* unique system_id of peer */
|
||||
struct smc_rtoken rtokens[SMC_RMBS_PER_LGR_MAX]
|
||||
|
|
|
@ -601,6 +601,7 @@ void smc_ib_destroy_queue_pair(struct smc_link *lnk)
|
|||
/* create a queue pair within the protection domain for a link */
|
||||
int smc_ib_create_queue_pair(struct smc_link *lnk)
|
||||
{
|
||||
int sges_per_buf = (lnk->lgr->smc_version == SMC_V2) ? 2 : 1;
|
||||
struct ib_qp_init_attr qp_attr = {
|
||||
.event_handler = smc_ib_qp_event_handler,
|
||||
.qp_context = lnk,
|
||||
|
@ -614,7 +615,7 @@ int smc_ib_create_queue_pair(struct smc_link *lnk)
|
|||
.max_send_wr = SMC_WR_BUF_CNT * 3,
|
||||
.max_recv_wr = SMC_WR_BUF_CNT * 3,
|
||||
.max_send_sge = SMC_IB_MAX_SEND_SGE,
|
||||
.max_recv_sge = 1,
|
||||
.max_recv_sge = sges_per_buf,
|
||||
},
|
||||
.sq_sig_type = IB_SIGNAL_REQ_WR,
|
||||
.qp_type = IB_QPT_RC,
|
||||
|
|
194
net/smc/smc_wr.c
194
net/smc/smc_wr.c
|
@ -101,19 +101,32 @@ static inline void smc_wr_tx_process_cqe(struct ib_wc *wc)
|
|||
}
|
||||
|
||||
pnd_snd_idx = smc_wr_tx_find_pending_index(link, wc->wr_id);
|
||||
if (pnd_snd_idx == link->wr_tx_cnt)
|
||||
return;
|
||||
link->wr_tx_pends[pnd_snd_idx].wc_status = wc->status;
|
||||
if (link->wr_tx_pends[pnd_snd_idx].compl_requested)
|
||||
complete(&link->wr_tx_compl[pnd_snd_idx]);
|
||||
memcpy(&pnd_snd, &link->wr_tx_pends[pnd_snd_idx], sizeof(pnd_snd));
|
||||
/* clear the full struct smc_wr_tx_pend including .priv */
|
||||
memset(&link->wr_tx_pends[pnd_snd_idx], 0,
|
||||
sizeof(link->wr_tx_pends[pnd_snd_idx]));
|
||||
memset(&link->wr_tx_bufs[pnd_snd_idx], 0,
|
||||
sizeof(link->wr_tx_bufs[pnd_snd_idx]));
|
||||
if (!test_and_clear_bit(pnd_snd_idx, link->wr_tx_mask))
|
||||
return;
|
||||
if (pnd_snd_idx == link->wr_tx_cnt) {
|
||||
if (link->lgr->smc_version != SMC_V2 ||
|
||||
link->wr_tx_v2_pend->wr_id != wc->wr_id)
|
||||
return;
|
||||
link->wr_tx_v2_pend->wc_status = wc->status;
|
||||
memcpy(&pnd_snd, link->wr_tx_v2_pend, sizeof(pnd_snd));
|
||||
/* clear the full struct smc_wr_tx_pend including .priv */
|
||||
memset(link->wr_tx_v2_pend, 0,
|
||||
sizeof(*link->wr_tx_v2_pend));
|
||||
memset(link->lgr->wr_tx_buf_v2, 0,
|
||||
sizeof(*link->lgr->wr_tx_buf_v2));
|
||||
} else {
|
||||
link->wr_tx_pends[pnd_snd_idx].wc_status = wc->status;
|
||||
if (link->wr_tx_pends[pnd_snd_idx].compl_requested)
|
||||
complete(&link->wr_tx_compl[pnd_snd_idx]);
|
||||
memcpy(&pnd_snd, &link->wr_tx_pends[pnd_snd_idx],
|
||||
sizeof(pnd_snd));
|
||||
/* clear the full struct smc_wr_tx_pend including .priv */
|
||||
memset(&link->wr_tx_pends[pnd_snd_idx], 0,
|
||||
sizeof(link->wr_tx_pends[pnd_snd_idx]));
|
||||
memset(&link->wr_tx_bufs[pnd_snd_idx], 0,
|
||||
sizeof(link->wr_tx_bufs[pnd_snd_idx]));
|
||||
if (!test_and_clear_bit(pnd_snd_idx, link->wr_tx_mask))
|
||||
return;
|
||||
}
|
||||
|
||||
if (wc->status) {
|
||||
for_each_set_bit(i, link->wr_tx_mask, link->wr_tx_cnt) {
|
||||
/* clear full struct smc_wr_tx_pend including .priv */
|
||||
|
@ -123,6 +136,12 @@ static inline void smc_wr_tx_process_cqe(struct ib_wc *wc)
|
|||
sizeof(link->wr_tx_bufs[i]));
|
||||
clear_bit(i, link->wr_tx_mask);
|
||||
}
|
||||
if (link->lgr->smc_version == SMC_V2) {
|
||||
memset(link->wr_tx_v2_pend, 0,
|
||||
sizeof(*link->wr_tx_v2_pend));
|
||||
memset(link->lgr->wr_tx_buf_v2, 0,
|
||||
sizeof(*link->lgr->wr_tx_buf_v2));
|
||||
}
|
||||
/* terminate link */
|
||||
smcr_link_down_cond_sched(link);
|
||||
}
|
||||
|
@ -256,6 +275,14 @@ int smc_wr_tx_put_slot(struct smc_link *link,
|
|||
test_and_clear_bit(idx, link->wr_tx_mask);
|
||||
wake_up(&link->wr_tx_wait);
|
||||
return 1;
|
||||
} else if (link->lgr->smc_version == SMC_V2 &&
|
||||
pend->idx == link->wr_tx_cnt) {
|
||||
/* Large v2 buffer */
|
||||
memset(&link->wr_tx_v2_pend, 0,
|
||||
sizeof(link->wr_tx_v2_pend));
|
||||
memset(&link->lgr->wr_tx_buf_v2, 0,
|
||||
sizeof(link->lgr->wr_tx_buf_v2));
|
||||
return 1;
|
||||
}
|
||||
|
||||
return 0;
|
||||
|
@ -517,6 +544,7 @@ void smc_wr_remember_qp_attr(struct smc_link *lnk)
|
|||
|
||||
static void smc_wr_init_sge(struct smc_link *lnk)
|
||||
{
|
||||
int sges_per_buf = (lnk->lgr->smc_version == SMC_V2) ? 2 : 1;
|
||||
u32 i;
|
||||
|
||||
for (i = 0; i < lnk->wr_tx_cnt; i++) {
|
||||
|
@ -545,14 +573,44 @@ static void smc_wr_init_sge(struct smc_link *lnk)
|
|||
lnk->wr_tx_rdmas[i].wr_tx_rdma[1].wr.sg_list =
|
||||
lnk->wr_tx_rdma_sges[i].tx_rdma_sge[1].wr_tx_rdma_sge;
|
||||
}
|
||||
|
||||
if (lnk->lgr->smc_version == SMC_V2) {
|
||||
lnk->wr_tx_v2_sge->addr = lnk->wr_tx_v2_dma_addr;
|
||||
lnk->wr_tx_v2_sge->length = SMC_WR_BUF_V2_SIZE;
|
||||
lnk->wr_tx_v2_sge->lkey = lnk->roce_pd->local_dma_lkey;
|
||||
|
||||
lnk->wr_tx_v2_ib->next = NULL;
|
||||
lnk->wr_tx_v2_ib->sg_list = lnk->wr_tx_v2_sge;
|
||||
lnk->wr_tx_v2_ib->num_sge = 1;
|
||||
lnk->wr_tx_v2_ib->opcode = IB_WR_SEND;
|
||||
lnk->wr_tx_v2_ib->send_flags =
|
||||
IB_SEND_SIGNALED | IB_SEND_SOLICITED;
|
||||
}
|
||||
|
||||
/* With SMC-Rv2 there can be messages larger than SMC_WR_TX_SIZE.
|
||||
* Each ib_recv_wr gets 2 sges, the second one is a spillover buffer
|
||||
* and the same buffer for all sges. When a larger message arrived then
|
||||
* the content of the first small sge is copied to the beginning of
|
||||
* the larger spillover buffer, allowing easy data mapping.
|
||||
*/
|
||||
for (i = 0; i < lnk->wr_rx_cnt; i++) {
|
||||
lnk->wr_rx_sges[i].addr =
|
||||
int x = i * sges_per_buf;
|
||||
|
||||
lnk->wr_rx_sges[x].addr =
|
||||
lnk->wr_rx_dma_addr + i * SMC_WR_BUF_SIZE;
|
||||
lnk->wr_rx_sges[i].length = SMC_WR_BUF_SIZE;
|
||||
lnk->wr_rx_sges[i].lkey = lnk->roce_pd->local_dma_lkey;
|
||||
lnk->wr_rx_sges[x].length = SMC_WR_TX_SIZE;
|
||||
lnk->wr_rx_sges[x].lkey = lnk->roce_pd->local_dma_lkey;
|
||||
if (lnk->lgr->smc_version == SMC_V2) {
|
||||
lnk->wr_rx_sges[x + 1].addr =
|
||||
lnk->wr_rx_v2_dma_addr + SMC_WR_TX_SIZE;
|
||||
lnk->wr_rx_sges[x + 1].length =
|
||||
SMC_WR_BUF_V2_SIZE - SMC_WR_TX_SIZE;
|
||||
lnk->wr_rx_sges[x + 1].lkey =
|
||||
lnk->roce_pd->local_dma_lkey;
|
||||
}
|
||||
lnk->wr_rx_ibs[i].next = NULL;
|
||||
lnk->wr_rx_ibs[i].sg_list = &lnk->wr_rx_sges[i];
|
||||
lnk->wr_rx_ibs[i].num_sge = 1;
|
||||
lnk->wr_rx_ibs[i].sg_list = &lnk->wr_rx_sges[x];
|
||||
lnk->wr_rx_ibs[i].num_sge = sges_per_buf;
|
||||
}
|
||||
lnk->wr_reg.wr.next = NULL;
|
||||
lnk->wr_reg.wr.num_sge = 0;
|
||||
|
@ -585,16 +643,45 @@ void smc_wr_free_link(struct smc_link *lnk)
|
|||
DMA_FROM_DEVICE);
|
||||
lnk->wr_rx_dma_addr = 0;
|
||||
}
|
||||
if (lnk->wr_rx_v2_dma_addr) {
|
||||
ib_dma_unmap_single(ibdev, lnk->wr_rx_v2_dma_addr,
|
||||
SMC_WR_BUF_V2_SIZE,
|
||||
DMA_FROM_DEVICE);
|
||||
lnk->wr_rx_v2_dma_addr = 0;
|
||||
}
|
||||
if (lnk->wr_tx_dma_addr) {
|
||||
ib_dma_unmap_single(ibdev, lnk->wr_tx_dma_addr,
|
||||
SMC_WR_BUF_SIZE * lnk->wr_tx_cnt,
|
||||
DMA_TO_DEVICE);
|
||||
lnk->wr_tx_dma_addr = 0;
|
||||
}
|
||||
if (lnk->wr_tx_v2_dma_addr) {
|
||||
ib_dma_unmap_single(ibdev, lnk->wr_tx_v2_dma_addr,
|
||||
SMC_WR_BUF_V2_SIZE,
|
||||
DMA_TO_DEVICE);
|
||||
lnk->wr_tx_v2_dma_addr = 0;
|
||||
}
|
||||
}
|
||||
|
||||
void smc_wr_free_lgr_mem(struct smc_link_group *lgr)
|
||||
{
|
||||
if (lgr->smc_version < SMC_V2)
|
||||
return;
|
||||
|
||||
kfree(lgr->wr_rx_buf_v2);
|
||||
lgr->wr_rx_buf_v2 = NULL;
|
||||
kfree(lgr->wr_tx_buf_v2);
|
||||
lgr->wr_tx_buf_v2 = NULL;
|
||||
}
|
||||
|
||||
void smc_wr_free_link_mem(struct smc_link *lnk)
|
||||
{
|
||||
kfree(lnk->wr_tx_v2_ib);
|
||||
lnk->wr_tx_v2_ib = NULL;
|
||||
kfree(lnk->wr_tx_v2_sge);
|
||||
lnk->wr_tx_v2_sge = NULL;
|
||||
kfree(lnk->wr_tx_v2_pend);
|
||||
lnk->wr_tx_v2_pend = NULL;
|
||||
kfree(lnk->wr_tx_compl);
|
||||
lnk->wr_tx_compl = NULL;
|
||||
kfree(lnk->wr_tx_pends);
|
||||
|
@ -619,8 +706,26 @@ void smc_wr_free_link_mem(struct smc_link *lnk)
|
|||
lnk->wr_rx_bufs = NULL;
|
||||
}
|
||||
|
||||
int smc_wr_alloc_lgr_mem(struct smc_link_group *lgr)
|
||||
{
|
||||
if (lgr->smc_version < SMC_V2)
|
||||
return 0;
|
||||
|
||||
lgr->wr_rx_buf_v2 = kzalloc(SMC_WR_BUF_V2_SIZE, GFP_KERNEL);
|
||||
if (!lgr->wr_rx_buf_v2)
|
||||
return -ENOMEM;
|
||||
lgr->wr_tx_buf_v2 = kzalloc(SMC_WR_BUF_V2_SIZE, GFP_KERNEL);
|
||||
if (!lgr->wr_tx_buf_v2) {
|
||||
kfree(lgr->wr_rx_buf_v2);
|
||||
return -ENOMEM;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
int smc_wr_alloc_link_mem(struct smc_link *link)
|
||||
{
|
||||
int sges_per_buf = link->lgr->smc_version == SMC_V2 ? 2 : 1;
|
||||
|
||||
/* allocate link related memory */
|
||||
link->wr_tx_bufs = kcalloc(SMC_WR_BUF_CNT, SMC_WR_BUF_SIZE, GFP_KERNEL);
|
||||
if (!link->wr_tx_bufs)
|
||||
|
@ -653,7 +758,7 @@ int smc_wr_alloc_link_mem(struct smc_link *link)
|
|||
if (!link->wr_tx_sges)
|
||||
goto no_mem_wr_tx_rdma_sges;
|
||||
link->wr_rx_sges = kcalloc(SMC_WR_BUF_CNT * 3,
|
||||
sizeof(link->wr_rx_sges[0]),
|
||||
sizeof(link->wr_rx_sges[0]) * sges_per_buf,
|
||||
GFP_KERNEL);
|
||||
if (!link->wr_rx_sges)
|
||||
goto no_mem_wr_tx_sges;
|
||||
|
@ -672,8 +777,29 @@ int smc_wr_alloc_link_mem(struct smc_link *link)
|
|||
GFP_KERNEL);
|
||||
if (!link->wr_tx_compl)
|
||||
goto no_mem_wr_tx_pends;
|
||||
|
||||
if (link->lgr->smc_version == SMC_V2) {
|
||||
link->wr_tx_v2_ib = kzalloc(sizeof(*link->wr_tx_v2_ib),
|
||||
GFP_KERNEL);
|
||||
if (!link->wr_tx_v2_ib)
|
||||
goto no_mem_tx_compl;
|
||||
link->wr_tx_v2_sge = kzalloc(sizeof(*link->wr_tx_v2_sge),
|
||||
GFP_KERNEL);
|
||||
if (!link->wr_tx_v2_sge)
|
||||
goto no_mem_v2_ib;
|
||||
link->wr_tx_v2_pend = kzalloc(sizeof(*link->wr_tx_v2_pend),
|
||||
GFP_KERNEL);
|
||||
if (!link->wr_tx_v2_pend)
|
||||
goto no_mem_v2_sge;
|
||||
}
|
||||
return 0;
|
||||
|
||||
no_mem_v2_sge:
|
||||
kfree(link->wr_tx_v2_sge);
|
||||
no_mem_v2_ib:
|
||||
kfree(link->wr_tx_v2_ib);
|
||||
no_mem_tx_compl:
|
||||
kfree(link->wr_tx_compl);
|
||||
no_mem_wr_tx_pends:
|
||||
kfree(link->wr_tx_pends);
|
||||
no_mem_wr_tx_mask:
|
||||
|
@ -725,6 +851,24 @@ int smc_wr_create_link(struct smc_link *lnk)
|
|||
rc = -EIO;
|
||||
goto out;
|
||||
}
|
||||
if (lnk->lgr->smc_version == SMC_V2) {
|
||||
lnk->wr_rx_v2_dma_addr = ib_dma_map_single(ibdev,
|
||||
lnk->lgr->wr_rx_buf_v2, SMC_WR_BUF_V2_SIZE,
|
||||
DMA_FROM_DEVICE);
|
||||
if (ib_dma_mapping_error(ibdev, lnk->wr_rx_v2_dma_addr)) {
|
||||
lnk->wr_rx_v2_dma_addr = 0;
|
||||
rc = -EIO;
|
||||
goto dma_unmap;
|
||||
}
|
||||
lnk->wr_tx_v2_dma_addr = ib_dma_map_single(ibdev,
|
||||
lnk->lgr->wr_tx_buf_v2, SMC_WR_BUF_V2_SIZE,
|
||||
DMA_TO_DEVICE);
|
||||
if (ib_dma_mapping_error(ibdev, lnk->wr_tx_v2_dma_addr)) {
|
||||
lnk->wr_tx_v2_dma_addr = 0;
|
||||
rc = -EIO;
|
||||
goto dma_unmap;
|
||||
}
|
||||
}
|
||||
lnk->wr_tx_dma_addr = ib_dma_map_single(
|
||||
ibdev, lnk->wr_tx_bufs, SMC_WR_BUF_SIZE * lnk->wr_tx_cnt,
|
||||
DMA_TO_DEVICE);
|
||||
|
@ -742,6 +886,18 @@ int smc_wr_create_link(struct smc_link *lnk)
|
|||
return rc;
|
||||
|
||||
dma_unmap:
|
||||
if (lnk->wr_rx_v2_dma_addr) {
|
||||
ib_dma_unmap_single(ibdev, lnk->wr_rx_v2_dma_addr,
|
||||
SMC_WR_BUF_V2_SIZE,
|
||||
DMA_FROM_DEVICE);
|
||||
lnk->wr_rx_v2_dma_addr = 0;
|
||||
}
|
||||
if (lnk->wr_tx_v2_dma_addr) {
|
||||
ib_dma_unmap_single(ibdev, lnk->wr_tx_v2_dma_addr,
|
||||
SMC_WR_BUF_V2_SIZE,
|
||||
DMA_TO_DEVICE);
|
||||
lnk->wr_tx_v2_dma_addr = 0;
|
||||
}
|
||||
ib_dma_unmap_single(ibdev, lnk->wr_rx_dma_addr,
|
||||
SMC_WR_BUF_SIZE * lnk->wr_rx_cnt,
|
||||
DMA_FROM_DEVICE);
|
||||
|
|
|
@ -101,8 +101,10 @@ static inline int smc_wr_rx_post(struct smc_link *link)
|
|||
|
||||
int smc_wr_create_link(struct smc_link *lnk);
|
||||
int smc_wr_alloc_link_mem(struct smc_link *lnk);
|
||||
int smc_wr_alloc_lgr_mem(struct smc_link_group *lgr);
|
||||
void smc_wr_free_link(struct smc_link *lnk);
|
||||
void smc_wr_free_link_mem(struct smc_link *lnk);
|
||||
void smc_wr_free_lgr_mem(struct smc_link_group *lgr);
|
||||
void smc_wr_remember_qp_attr(struct smc_link *lnk);
|
||||
void smc_wr_remove_dev(struct smc_ib_device *smcibdev);
|
||||
void smc_wr_add_dev(struct smc_ib_device *smcibdev);
|
||||
|
|
Loading…
Reference in a new issue