mirror of
https://github.com/torvalds/linux
synced 2024-11-05 18:23:50 +00:00
staging: fbtft: add fb_ili9320 driver
This commit adds the fb_ili9320 driver from the fbtft project at https://github.com/notro/fbtft. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Noralf Tronnes <notro@tronnes.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
5a714d3308
commit
69e6089d20
3 changed files with 241 additions and 0 deletions
|
@ -37,3 +37,9 @@ config FB_TFT_HX8353D
|
|||
depends on FB_TFT
|
||||
help
|
||||
Generic Framebuffer support for HX8353D
|
||||
|
||||
config FB_TFT_ILI9320
|
||||
tristate "FB driver for the ILI9320 LCD Controller"
|
||||
depends on FB_TFT
|
||||
help
|
||||
Generic Framebuffer support for ILI9320
|
||||
|
|
|
@ -8,3 +8,4 @@ obj-$(CONFIG_FB_TFT_BD663474) += fb_bd663474.o
|
|||
obj-$(CONFIG_FB_TFT_HX8340BN) += fb_hx8340bn.o
|
||||
obj-$(CONFIG_FB_TFT_HX8347D) += fb_hx8347d.o
|
||||
obj-$(CONFIG_FB_TFT_HX8353D) += fb_hx8353d.o
|
||||
obj-$(CONFIG_FB_TFT_ILI9320) += fb_ili9320.o
|
||||
|
|
234
drivers/staging/fbtft/fb_ili9320.c
Normal file
234
drivers/staging/fbtft/fb_ili9320.c
Normal file
|
@ -0,0 +1,234 @@
|
|||
/*
|
||||
* FB driver for the ILI9320 LCD Controller
|
||||
*
|
||||
* Copyright (C) 2013 Noralf Tronnes
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
*/
|
||||
|
||||
#include <linux/module.h>
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/init.h>
|
||||
#include <linux/gpio.h>
|
||||
#include <linux/spi/spi.h>
|
||||
#include <linux/delay.h>
|
||||
|
||||
#include "fbtft.h"
|
||||
|
||||
#define DRVNAME "fb_ili9320"
|
||||
#define WIDTH 240
|
||||
#define HEIGHT 320
|
||||
#define DEFAULT_GAMMA "07 07 6 0 0 0 5 5 4 0\n" \
|
||||
"07 08 4 7 5 1 2 0 7 7"
|
||||
|
||||
|
||||
static unsigned read_devicecode(struct fbtft_par *par)
|
||||
{
|
||||
int ret;
|
||||
u8 rxbuf[8] = {0, };
|
||||
|
||||
write_reg(par, 0x0000);
|
||||
ret = par->fbtftops.read(par, rxbuf, 4);
|
||||
return (rxbuf[2] << 8) | rxbuf[3];
|
||||
}
|
||||
|
||||
static int init_display(struct fbtft_par *par)
|
||||
{
|
||||
unsigned devcode;
|
||||
fbtft_par_dbg(DEBUG_INIT_DISPLAY, par, "%s()\n", __func__);
|
||||
|
||||
par->fbtftops.reset(par);
|
||||
|
||||
devcode = read_devicecode(par);
|
||||
fbtft_par_dbg(DEBUG_INIT_DISPLAY, par, "Device code: 0x%04X\n",
|
||||
devcode);
|
||||
if ((devcode != 0x0000) && (devcode != 0x9320))
|
||||
dev_warn(par->info->device,
|
||||
"Unrecognized Device code: 0x%04X (expected 0x9320)\n",
|
||||
devcode);
|
||||
|
||||
/* Initialization sequence from ILI9320 Application Notes */
|
||||
|
||||
/* *********** Start Initial Sequence ********* */
|
||||
write_reg(par, 0x00E5, 0x8000); /* Set the Vcore voltage and this setting is must. */
|
||||
write_reg(par, 0x0000, 0x0001); /* Start internal OSC. */
|
||||
write_reg(par, 0x0001, 0x0100); /* set SS and SM bit */
|
||||
write_reg(par, 0x0002, 0x0700); /* set 1 line inversion */
|
||||
write_reg(par, 0x0004, 0x0000); /* Resize register */
|
||||
write_reg(par, 0x0008, 0x0202); /* set the back and front porch */
|
||||
write_reg(par, 0x0009, 0x0000); /* set non-display area refresh cycle */
|
||||
write_reg(par, 0x000A, 0x0000); /* FMARK function */
|
||||
write_reg(par, 0x000C, 0x0000); /* RGB interface setting */
|
||||
write_reg(par, 0x000D, 0x0000); /* Frame marker Position */
|
||||
write_reg(par, 0x000F, 0x0000); /* RGB interface polarity */
|
||||
|
||||
/* ***********Power On sequence *************** */
|
||||
write_reg(par, 0x0010, 0x0000); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
|
||||
write_reg(par, 0x0011, 0x0007); /* DC1[2:0], DC0[2:0], VC[2:0] */
|
||||
write_reg(par, 0x0012, 0x0000); /* VREG1OUT voltage */
|
||||
write_reg(par, 0x0013, 0x0000); /* VDV[4:0] for VCOM amplitude */
|
||||
mdelay(200); /* Dis-charge capacitor power voltage */
|
||||
write_reg(par, 0x0010, 0x17B0); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
|
||||
write_reg(par, 0x0011, 0x0031); /* R11h=0x0031 at VCI=3.3V DC1[2:0], DC0[2:0], VC[2:0] */
|
||||
mdelay(50);
|
||||
write_reg(par, 0x0012, 0x0138); /* R12h=0x0138 at VCI=3.3V VREG1OUT voltage */
|
||||
mdelay(50);
|
||||
write_reg(par, 0x0013, 0x1800); /* R13h=0x1800 at VCI=3.3V VDV[4:0] for VCOM amplitude */
|
||||
write_reg(par, 0x0029, 0x0008); /* R29h=0x0008 at VCI=3.3V VCM[4:0] for VCOMH */
|
||||
mdelay(50);
|
||||
write_reg(par, 0x0020, 0x0000); /* GRAM horizontal Address */
|
||||
write_reg(par, 0x0021, 0x0000); /* GRAM Vertical Address */
|
||||
|
||||
/* ------------------ Set GRAM area --------------- */
|
||||
write_reg(par, 0x0050, 0x0000); /* Horizontal GRAM Start Address */
|
||||
write_reg(par, 0x0051, 0x00EF); /* Horizontal GRAM End Address */
|
||||
write_reg(par, 0x0052, 0x0000); /* Vertical GRAM Start Address */
|
||||
write_reg(par, 0x0053, 0x013F); /* Vertical GRAM Start Address */
|
||||
write_reg(par, 0x0060, 0x2700); /* Gate Scan Line */
|
||||
write_reg(par, 0x0061, 0x0001); /* NDL,VLE, REV */
|
||||
write_reg(par, 0x006A, 0x0000); /* set scrolling line */
|
||||
|
||||
/* -------------- Partial Display Control --------- */
|
||||
write_reg(par, 0x0080, 0x0000);
|
||||
write_reg(par, 0x0081, 0x0000);
|
||||
write_reg(par, 0x0082, 0x0000);
|
||||
write_reg(par, 0x0083, 0x0000);
|
||||
write_reg(par, 0x0084, 0x0000);
|
||||
write_reg(par, 0x0085, 0x0000);
|
||||
|
||||
/* -------------- Panel Control ------------------- */
|
||||
write_reg(par, 0x0090, 0x0010);
|
||||
write_reg(par, 0x0092, 0x0000);
|
||||
write_reg(par, 0x0093, 0x0003);
|
||||
write_reg(par, 0x0095, 0x0110);
|
||||
write_reg(par, 0x0097, 0x0000);
|
||||
write_reg(par, 0x0098, 0x0000);
|
||||
write_reg(par, 0x0007, 0x0173); /* 262K color and display ON */
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void set_addr_win(struct fbtft_par *par, int xs, int ys, int xe, int ye)
|
||||
{
|
||||
fbtft_par_dbg(DEBUG_SET_ADDR_WIN, par,
|
||||
"%s(xs=%d, ys=%d, xe=%d, ye=%d)\n", __func__, xs, ys, xe, ye);
|
||||
|
||||
switch (par->info->var.rotate) {
|
||||
/* R20h = Horizontal GRAM Start Address */
|
||||
/* R21h = Vertical GRAM Start Address */
|
||||
case 0:
|
||||
write_reg(par, 0x0020, xs);
|
||||
write_reg(par, 0x0021, ys);
|
||||
break;
|
||||
case 180:
|
||||
write_reg(par, 0x0020, WIDTH - 1 - xs);
|
||||
write_reg(par, 0x0021, HEIGHT - 1 - ys);
|
||||
break;
|
||||
case 270:
|
||||
write_reg(par, 0x0020, WIDTH - 1 - ys);
|
||||
write_reg(par, 0x0021, xs);
|
||||
break;
|
||||
case 90:
|
||||
write_reg(par, 0x0020, ys);
|
||||
write_reg(par, 0x0021, HEIGHT - 1 - xs);
|
||||
break;
|
||||
}
|
||||
write_reg(par, 0x0022); /* Write Data to GRAM */
|
||||
}
|
||||
|
||||
static int set_var(struct fbtft_par *par)
|
||||
{
|
||||
fbtft_par_dbg(DEBUG_INIT_DISPLAY, par, "%s()\n", __func__);
|
||||
|
||||
switch (par->info->var.rotate) {
|
||||
case 0:
|
||||
write_reg(par, 0x3, (par->bgr << 12) | 0x30);
|
||||
break;
|
||||
case 270:
|
||||
write_reg(par, 0x3, (par->bgr << 12) | 0x28);
|
||||
break;
|
||||
case 180:
|
||||
write_reg(par, 0x3, (par->bgr << 12) | 0x00);
|
||||
break;
|
||||
case 90:
|
||||
write_reg(par, 0x3, (par->bgr << 12) | 0x18);
|
||||
break;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
/*
|
||||
Gamma string format:
|
||||
VRP0 VRP1 RP0 RP1 KP0 KP1 KP2 KP3 KP4 KP5
|
||||
VRN0 VRN1 RN0 RN1 KN0 KN1 KN2 KN3 KN4 KN5
|
||||
*/
|
||||
#define CURVE(num, idx) curves[num*par->gamma.num_values + idx]
|
||||
static int set_gamma(struct fbtft_par *par, unsigned long *curves)
|
||||
{
|
||||
unsigned long mask[] = {
|
||||
0b11111, 0b11111, 0b111, 0b111, 0b111,
|
||||
0b111, 0b111, 0b111, 0b111, 0b111,
|
||||
0b11111, 0b11111, 0b111, 0b111, 0b111,
|
||||
0b111, 0b111, 0b111, 0b111, 0b111 };
|
||||
int i, j;
|
||||
|
||||
fbtft_par_dbg(DEBUG_INIT_DISPLAY, par, "%s()\n", __func__);
|
||||
|
||||
/* apply mask */
|
||||
for (i = 0; i < 2; i++)
|
||||
for (j = 0; j < 10; j++)
|
||||
CURVE(i, j) &= mask[i*par->gamma.num_values + j];
|
||||
|
||||
write_reg(par, 0x0030, CURVE(0, 5) << 8 | CURVE(0, 4));
|
||||
write_reg(par, 0x0031, CURVE(0, 7) << 8 | CURVE(0, 6));
|
||||
write_reg(par, 0x0032, CURVE(0, 9) << 8 | CURVE(0, 8));
|
||||
write_reg(par, 0x0035, CURVE(0, 3) << 8 | CURVE(0, 2));
|
||||
write_reg(par, 0x0036, CURVE(0, 1) << 8 | CURVE(0, 0));
|
||||
|
||||
write_reg(par, 0x0037, CURVE(1, 5) << 8 | CURVE(1, 4));
|
||||
write_reg(par, 0x0038, CURVE(1, 7) << 8 | CURVE(1, 6));
|
||||
write_reg(par, 0x0039, CURVE(1, 9) << 8 | CURVE(1, 8));
|
||||
write_reg(par, 0x003C, CURVE(1, 3) << 8 | CURVE(1, 2));
|
||||
write_reg(par, 0x003D, CURVE(1, 1) << 8 | CURVE(1, 0));
|
||||
|
||||
return 0;
|
||||
}
|
||||
#undef CURVE
|
||||
|
||||
|
||||
static struct fbtft_display display = {
|
||||
.regwidth = 16,
|
||||
.width = WIDTH,
|
||||
.height = HEIGHT,
|
||||
.gamma_num = 2,
|
||||
.gamma_len = 10,
|
||||
.gamma = DEFAULT_GAMMA,
|
||||
.fbtftops = {
|
||||
.init_display = init_display,
|
||||
.set_addr_win = set_addr_win,
|
||||
.set_var = set_var,
|
||||
.set_gamma = set_gamma,
|
||||
},
|
||||
};
|
||||
FBTFT_REGISTER_DRIVER(DRVNAME, "ilitek,ili9320", &display);
|
||||
|
||||
MODULE_ALIAS("spi:" DRVNAME);
|
||||
MODULE_ALIAS("platform:" DRVNAME);
|
||||
MODULE_ALIAS("spi:ili9320");
|
||||
MODULE_ALIAS("platform:ili9320");
|
||||
|
||||
MODULE_DESCRIPTION("FB driver for the ILI9320 LCD Controller");
|
||||
MODULE_AUTHOR("Noralf Tronnes");
|
||||
MODULE_LICENSE("GPL");
|
Loading…
Reference in a new issue