mirror of
https://github.com/torvalds/linux
synced 2024-09-06 18:01:05 +00:00
powerpc/885: set SDCR to 0x40
The MPC885 reference manual says that SDCR shall have value 0x40, but most exemples set SDCR to 0x1 With 0x1 in SDCR, we observe TX underruns on SCC when using it in QMC mode. According the NXP technical support, this is a copy/paste error from MPC860 reference manual, 0x40 being the only value supported by the MPC885 HW. Signed-off-by: Christophe Leroy <christophe.leroy@c-s.fr> Signed-off-by: Scott Wood <oss@buserror.net>
This commit is contained in:
parent
b278268b63
commit
501ea76687
|
@ -228,6 +228,9 @@ void __init cpm_reset(void)
|
|||
* Bit 25, FAM can also be set to use FEC aggressive mode (860T).
|
||||
*/
|
||||
siu_conf = immr_map(im_siu_conf);
|
||||
if ((mfspr(SPRN_IMMR) & 0xffff) == 0x0900) /* MPC885 */
|
||||
out_be32(&siu_conf->sc_sdcr, 0x40);
|
||||
else
|
||||
out_be32(&siu_conf->sc_sdcr, 1);
|
||||
immr_unmap(siu_conf);
|
||||
|
||||
|
|
Loading…
Reference in a new issue