mirror of
https://github.com/torvalds/linux
synced 2024-07-23 03:29:48 +00:00
MIPS: Remove MIPS4K_ICACHE_REFILL_WAR and MIPS_CACHE_SYNC_WAR
Neither MIPS4K_ICACHE_REFILL_WAR nor MIPS_CACHE_SYNC_WAR are implemented, so removing defines for it won't change anything. Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
This commit is contained in:
parent
44def3426e
commit
142439b052
|
@ -11,8 +11,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 1
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 1
|
||||
|
|
|
@ -7,8 +7,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#ifdef CONFIG_CPU_R10000
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 1
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 1
|
||||
#define MIPS_CACHE_SYNC_WAR 1
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 1
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 1
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -24,8 +24,6 @@ extern int sb1250_m3_workaround_needed(void);
|
|||
|
||||
#endif
|
||||
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 0
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -10,8 +10,6 @@
|
|||
|
||||
#define BCM1250_M3_WAR 0
|
||||
#define SIBYTE_1956_WAR 0
|
||||
#define MIPS4K_ICACHE_REFILL_WAR 0
|
||||
#define MIPS_CACHE_SYNC_WAR 0
|
||||
#define TX49XX_ICACHE_INDEX_INV_WAR 1
|
||||
#define ICACHE_REFILLS_WORKAROUND_WAR 0
|
||||
#define R10000_LLSC_WAR 0
|
||||
|
|
|
@ -93,41 +93,6 @@
|
|||
#error Check setting of SIBYTE_1956_WAR for your platform
|
||||
#endif
|
||||
|
||||
/*
|
||||
* Fill buffers not flushed on CACHE instructions
|
||||
*
|
||||
* Hit_Invalidate_I cacheops invalidate an icache line but the refill
|
||||
* for that line can get stale data from the fill buffer instead of
|
||||
* accessing memory if the previous icache miss was also to that line.
|
||||
*
|
||||
* Workaround: generate an icache refill from a different line
|
||||
*
|
||||
* Affects:
|
||||
* MIPS 4K RTL revision <3.0, PRID revision <4
|
||||
*/
|
||||
#ifndef MIPS4K_ICACHE_REFILL_WAR
|
||||
#error Check setting of MIPS4K_ICACHE_REFILL_WAR for your platform
|
||||
#endif
|
||||
|
||||
/*
|
||||
* Missing implicit forced flush of evictions caused by CACHE
|
||||
* instruction
|
||||
*
|
||||
* Evictions caused by a CACHE instructions are not forced on to the
|
||||
* bus. The BIU gives higher priority to fetches than to the data from
|
||||
* the eviction buffer and no collision detection is performed between
|
||||
* fetches and pending data from the eviction buffer.
|
||||
*
|
||||
* Workaround: Execute a SYNC instruction after the cache instruction
|
||||
*
|
||||
* Affects:
|
||||
* MIPS 5Kc,5Kf RTL revision <2.3, PRID revision <8
|
||||
* MIPS 20Kc RTL revision <4.0, PRID revision <?
|
||||
*/
|
||||
#ifndef MIPS_CACHE_SYNC_WAR
|
||||
#error Check setting of MIPS_CACHE_SYNC_WAR for your platform
|
||||
#endif
|
||||
|
||||
/*
|
||||
* From TX49/H2 manual: "If the instruction (i.e. CACHE) is issued for
|
||||
* the line which this instruction itself exists, the following
|
||||
|
|
Loading…
Reference in a new issue