mirror of
https://github.com/torvalds/linux
synced 2024-11-05 18:23:50 +00:00
virtio/s390: use cacheline aligned airq bit vectors
The flag AIRQ_IV_CACHELINE was recently added to airq_iv_create(). Let us use it! We actually wanted the vector to span a cacheline all along. Signed-off-by: Halil Pasic <pasic@linux.ibm.com> Reviewed-by: Christian Borntraeger <borntraeger@de.ibm.com> Reviewed-by: Cornelia Huck <cohuck@redhat.com> Reviewed-by: Michael Mueller <mimu@linux.ibm.com> Tested-by: Michael Mueller <mimu@linux.ibm.com> Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
This commit is contained in:
parent
b50623e5db
commit
01b3fb1ea0
1 changed files with 2 additions and 1 deletions
|
@ -216,7 +216,8 @@ static struct airq_info *new_airq_info(void)
|
|||
if (!info)
|
||||
return NULL;
|
||||
rwlock_init(&info->lock);
|
||||
info->aiv = airq_iv_create(VIRTIO_IV_BITS, AIRQ_IV_ALLOC | AIRQ_IV_PTR);
|
||||
info->aiv = airq_iv_create(VIRTIO_IV_BITS, AIRQ_IV_ALLOC | AIRQ_IV_PTR
|
||||
| AIRQ_IV_CACHELINE);
|
||||
if (!info->aiv) {
|
||||
kfree(info);
|
||||
return NULL;
|
||||
|
|
Loading…
Reference in a new issue