freebsd-src/sys/riscv
Ruslan Bukin ddd0d4f4cd riscv: Fix SSTC extension support
From the SSTC spec:
"If the stimecmp (supervisor-mode timer compare) register is implemented,
then STIP is read-only in mip and reflects the supervisor-level timer
interrupt signal resulting from stimecmp. This timer interrupt signal
is cleared by writing stimecmp with a value greater than the current time
value."

This fixes operation in Spike with sstc extension enabled.
Example:
  spike --isa RV64IMAFDCH_zicntr_zihpm_sstc

Reviewed by:	mhorne
Differential Revision:	https://reviews.freebsd.org/D45226
2024-05-22 16:44:03 +01:00
..
allwinner sys: Remove $FreeBSD$: one-line sh pattern 2023-08-16 11:54:58 -06:00
conf jh7110: enable MMC driver 2024-05-07 13:02:57 -03:00
include riscv: Convert local interrupt controller to a newbus PIC 2024-01-24 23:49:54 +00:00
riscv riscv: Fix SSTC extension support 2024-05-22 16:44:03 +01:00
sifive hwreset: Move reset code in dev/hwreset 2024-01-10 19:20:28 +01:00
starfive jh7110: Add StarFive JH7110 clock/reset generator drivers 2024-05-07 13:07:36 -03:00