| .. |
|
apb.c
|
The AR724x SoC's require the irq status line to be acked/cleared.
|
2011-04-30 12:07:15 +00:00 |
|
apbvar.h
|
- Add intr counters for APB interrupts
|
2009-11-18 22:53:05 +00:00 |
|
ar71xx_bus_space_reversed.c
|
- Handle byte-order issue for non-word accesses to memory mapped
|
2009-04-19 22:56:35 +00:00 |
|
ar71xx_bus_space_reversed.h
|
- Handle byte-order issue for non-word accesses to memory mapped
|
2009-04-19 22:56:35 +00:00 |
|
ar71xx_chip.c
|
Add a missing DDR FIFO method for the ar71xx.
|
2011-04-30 02:31:56 +00:00 |
|
ar71xx_chip.h
|
Preparation work for supporting the AR91xx and AR724x.
|
2010-08-19 02:03:12 +00:00 |
|
ar71xx_cpudef.h
|
Tidy up the naming of the ip2 DDR flush routine, and add an inline
|
2011-04-29 06:25:11 +00:00 |
|
ar71xx_ehci.c
|
We don't need to call EOWRITE4(sc, EHCI_USBINTR, 0) directly from each EHCI
|
2011-04-12 07:49:11 +00:00 |
|
ar71xx_gpio.c
|
Fix GPIO_MAXPINS calculation for the AR71xx, AR724x, AR913x SoC.
|
2011-05-06 02:45:02 +00:00 |
|
ar71xx_gpiovar.h
|
Fix GPIO_MAXPINS calculation for the AR71xx, AR724x, AR913x SoC.
|
2011-05-06 02:45:02 +00:00 |
|
ar71xx_machdep.c
|
The previous commit didn't completely rename this to what it should be.
|
2011-03-28 09:10:59 +00:00 |
|
ar71xx_ohci.c
|
- include register definitions for respective controllers
|
2009-11-12 20:48:04 +00:00 |
|
ar71xx_pci.c
|
Call the DDR FIFO flush method when IP2 interrupts occur.
|
2011-04-30 11:56:04 +00:00 |
|
ar71xx_pci_bus_space.c
|
- Add pci bus space that translates byte order to little endian,
|
2009-05-15 21:36:50 +00:00 |
|
ar71xx_pci_bus_space.h
|
- Add pci bus space that translates byte order to little endian,
|
2009-05-15 21:36:50 +00:00 |
|
ar71xx_setup.c
|
Fix mistaken indenting.
|
2010-08-19 12:52:49 +00:00 |
|
ar71xx_setup.h
|
Preparation work for supporting the AR91xx and AR724x.
|
2010-08-19 02:03:12 +00:00 |
|
ar71xx_spi.c
|
- Remove unnecessary register writes in activate_device
|
2010-01-21 00:15:59 +00:00 |
|
ar71xx_wdog.c
|
Preparation work for supporting the AR91xx and AR724x.
|
2010-08-19 02:03:12 +00:00 |
|
ar71xxreg.h
|
- Fix values of CS1_EN and CS2_EN flags
|
2010-09-29 23:06:41 +00:00 |
|
ar91xx_chip.c
|
Add the IP2 DDR flush handlers.
|
2011-04-28 11:13:26 +00:00 |
|
ar91xx_chip.h
|
Add initial Atheros AR91XX support.
|
2010-08-19 11:40:10 +00:00 |
|
ar91xxreg.h
|
Fix GPIO_MAXPINS calculation for the AR71xx, AR724x, AR913x SoC.
|
2011-05-06 02:45:02 +00:00 |
|
ar724x_chip.c
|
Add the IP2 DDR flush handlers.
|
2011-04-28 11:13:26 +00:00 |
|
ar724x_chip.h
|
Add some initial AR724X chipset support.
|
2010-08-19 11:53:55 +00:00 |
|
ar724x_pci.c
|
Some AR724x PCIe fixes, which should wrap up the first round
|
2011-05-01 23:32:37 +00:00 |
|
ar724xreg.h
|
Fix GPIO_MAXPINS calculation for the AR71xx, AR724x, AR913x SoC.
|
2011-05-06 02:45:02 +00:00 |
|
files.ar71xx
|
Add some initial PCIe bridge support for the AR724x chipsets.
|
2011-04-30 11:36:16 +00:00 |
|
if_arge.c
|
- Remove attempts to implement setting of BMCR_LOOP/MIIF_NOLOOP
|
2011-05-03 19:51:29 +00:00 |
|
if_argevar.h
|
* Add some more debugging to if_arge
|
2011-04-05 06:33:35 +00:00 |
|
pcf2123_rtc.c
|
- Add driver for PCF2123, SPI real time clock/calendar
|
2010-01-22 22:14:12 +00:00 |
|
pcf2123reg.h
|
- Add driver for PCF2123, SPI real time clock/calendar
|
2010-01-22 22:14:12 +00:00 |
|
std.ar71xx
|
Remove the 'machine mips' from DEFAULTS. Put the proper 'machine mips
|
2010-11-13 22:34:12 +00:00 |
|
uart_bus_ar71xx.c
|
Preparation work for supporting the AR91xx and AR724x.
|
2010-08-19 02:03:12 +00:00 |
|
uart_cpu_ar71xx.c
|
Preparation work for supporting the AR91xx and AR724x.
|
2010-08-19 02:03:12 +00:00 |
