mirror of
https://github.com/freebsd/freebsd-src
synced 2024-07-21 18:27:22 +00:00
e48770de68
No functional change, but this reduces diffs with CheriBSD downstream. Reviewed by: andrew Sponsored by: University of Cambridge, Google, Inc. Differential Revision: https://reviews.freebsd.org/D44344
200 lines
4.5 KiB
C
200 lines
4.5 KiB
C
/*-
|
|
* Copyright (c) 2014 Andrew Turner
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
|
* SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifdef __arm__
|
|
#include <arm/cpufunc.h>
|
|
#else /* !__arm__ */
|
|
|
|
#ifndef _MACHINE_CPUFUNC_H_
|
|
#define _MACHINE_CPUFUNC_H_
|
|
|
|
static __inline void
|
|
breakpoint(void)
|
|
{
|
|
|
|
__asm("brk #0");
|
|
}
|
|
|
|
#ifdef _KERNEL
|
|
#include <machine/armreg.h>
|
|
|
|
void pan_enable(void);
|
|
|
|
static __inline register_t
|
|
dbg_disable(void)
|
|
{
|
|
uint32_t ret;
|
|
|
|
__asm __volatile(
|
|
"mrs %x0, daif \n"
|
|
"msr daifset, #(" __XSTRING(DAIF_D) ") \n"
|
|
: "=&r" (ret));
|
|
|
|
return (ret);
|
|
}
|
|
|
|
static __inline void
|
|
dbg_enable(void)
|
|
{
|
|
|
|
__asm __volatile("msr daifclr, #(" __XSTRING(DAIF_D) ")");
|
|
}
|
|
|
|
static __inline register_t
|
|
intr_disable(void)
|
|
{
|
|
/* DAIF is a 32-bit register */
|
|
uint32_t ret;
|
|
|
|
__asm __volatile(
|
|
"mrs %x0, daif \n"
|
|
"msr daifset, #(" __XSTRING(DAIF_INTR) ") \n"
|
|
: "=&r" (ret));
|
|
|
|
return (ret);
|
|
}
|
|
|
|
static __inline void
|
|
intr_restore(register_t s)
|
|
{
|
|
|
|
WRITE_SPECIALREG(daif, s);
|
|
}
|
|
|
|
static __inline void
|
|
intr_enable(void)
|
|
{
|
|
|
|
__asm __volatile("msr daifclr, #(" __XSTRING(DAIF_INTR) ")");
|
|
}
|
|
|
|
static __inline void
|
|
serror_enable(void)
|
|
{
|
|
|
|
__asm __volatile("msr daifclr, #(" __XSTRING(DAIF_A) ")");
|
|
}
|
|
|
|
static __inline register_t
|
|
get_midr(void)
|
|
{
|
|
uint64_t midr;
|
|
|
|
midr = READ_SPECIALREG(midr_el1);
|
|
|
|
return (midr);
|
|
}
|
|
|
|
static __inline register_t
|
|
get_mpidr(void)
|
|
{
|
|
uint64_t mpidr;
|
|
|
|
mpidr = READ_SPECIALREG(mpidr_el1);
|
|
|
|
return (mpidr);
|
|
}
|
|
|
|
static __inline void
|
|
clrex(void)
|
|
{
|
|
|
|
/*
|
|
* Ensure compiler barrier, otherwise the monitor clear might
|
|
* occur too late for us ?
|
|
*/
|
|
__asm __volatile("clrex" : : : "memory");
|
|
}
|
|
|
|
static __inline void
|
|
set_ttbr0(uint64_t ttbr0)
|
|
{
|
|
|
|
__asm __volatile(
|
|
"msr ttbr0_el1, %0 \n"
|
|
"isb \n"
|
|
:
|
|
: "r" (ttbr0));
|
|
}
|
|
|
|
static __inline void
|
|
invalidate_icache(void)
|
|
{
|
|
|
|
__asm __volatile(
|
|
"ic ialluis \n"
|
|
"dsb ish \n"
|
|
"isb \n");
|
|
}
|
|
|
|
static __inline void
|
|
invalidate_local_icache(void)
|
|
{
|
|
|
|
__asm __volatile(
|
|
"ic iallu \n"
|
|
"dsb nsh \n"
|
|
"isb \n");
|
|
}
|
|
|
|
extern bool icache_aliasing;
|
|
extern bool icache_vmid;
|
|
|
|
extern int64_t dcache_line_size;
|
|
extern int64_t icache_line_size;
|
|
extern int64_t idcache_line_size;
|
|
extern int64_t dczva_line_size;
|
|
|
|
#define cpu_nullop() arm64_nullop()
|
|
#define cpufunc_nullop() arm64_nullop()
|
|
|
|
#define cpu_tlb_flushID() arm64_tlb_flushID()
|
|
|
|
#define cpu_dcache_wbinv_range(a, s) arm64_dcache_wbinv_range((a), (s))
|
|
#define cpu_dcache_inv_range(a, s) arm64_dcache_inv_range((a), (s))
|
|
#define cpu_dcache_wb_range(a, s) arm64_dcache_wb_range((a), (s))
|
|
|
|
extern void (*arm64_icache_sync_range)(void *, vm_size_t);
|
|
|
|
#define cpu_icache_sync_range(a, s) arm64_icache_sync_range((a), (s))
|
|
#define cpu_icache_sync_range_checked(a, s) arm64_icache_sync_range_checked((a), (s))
|
|
|
|
void arm64_nullop(void);
|
|
void arm64_tlb_flushID(void);
|
|
void arm64_dic_idc_icache_sync_range(void *, vm_size_t);
|
|
void arm64_idc_aliasing_icache_sync_range(void *, vm_size_t);
|
|
void arm64_aliasing_icache_sync_range(void *, vm_size_t);
|
|
int arm64_icache_sync_range_checked(void *, vm_size_t);
|
|
void arm64_dcache_wbinv_range(void *, vm_size_t);
|
|
void arm64_dcache_inv_range(void *, vm_size_t);
|
|
void arm64_dcache_wb_range(void *, vm_size_t);
|
|
bool arm64_get_writable_addr(void *, void **);
|
|
|
|
#endif /* _KERNEL */
|
|
#endif /* _MACHINE_CPUFUNC_H_ */
|
|
|
|
#endif /* !__arm__ */
|