system/freebsd-src
system/freebsd-src
1
0
Fork 0
mirror of https://github.com/freebsd/freebsd-src synced 2024-09-16 06:52:27 +00:00
Code Issues Packages Projects Releases Wiki Activity

sdhci: clean up empty lines in .c and .h files

Browse source
This commit is contained in:
Mateusz Guzik 2020-09-01 21:54:16 +00:00
parent 00d927f34a
commit fe81abdeb4
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=365158
2 changed files with 2 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
sys/dev/sdhci/fsl_sdhci.c
View file

@ -253,7 +253,6 @@ fsl_sdhci_read_1(device_t dev, struct sdhci_slot *slot, bus_size_t off)
return (SDHCI_POWER_ON | SDHCI_POWER_300);
}
return ((RD4(sc, off & ~3) >> (off & 3) * 8) & 0xff);
}
@ -279,7 +278,6 @@ fsl_sdhci_read_2(device_t dev, struct sdhci_slot *slot, bus_size_t off)
return (RD4(sc, USDHC_MIX_CONTROL) & 0x37);
} else if (sc->hwtype == HWTYPE_ESDHC) {
/*
* The ESDHC hardware has the typical 32-bit combined "command
* and mode" register that we have to cache so that command
@ -340,7 +338,7 @@ fsl_sdhci_read_4(device_t dev, struct sdhci_slot *slot, bus_size_t off)
val32 |= SDHCI_CAN_DO_8BITBUS;
return (val32);
}
/*
* The hardware moves bits around in the present state register to make
* room for all 8 data line state bits. To translate, mask out all the
@ -596,7 +594,6 @@ fsl_sdhc_set_clock(struct fsl_sdhci_softc *sc, uint16_t val)
WR4(sc, SDHCI_CLOCK_CONTROL, val32 & ~SDHC_CLK_SDCLKEN);
#endif
return;
}
divisor = (val >> SDHCI_DIVIDER_SHIFT) & SDHCI_DIVIDER_MASK;
freq = sc->baseclk_hz >> ffs(divisor);
@ -782,7 +779,6 @@ fsl_sdhci_get_platform_clock(device_t dev)
/* Get sdhci node properties */
if((OF_getprop(node, "clock-frequency", (void *)&clock,
sizeof(clock)) <= 0) || (clock == 0)) {
clock = mpc85xx_get_system_clock();
if (clock == 0) {
@ -800,7 +796,6 @@ fsl_sdhci_get_platform_clock(device_t dev)
}
#endif
static int
fsl_sdhci_detach(device_t dev)
{

2
sys/dev/sdhci/sdhci_fdt.c
View file

@ -317,7 +317,7 @@ sdhci_init_rk3399(device_t dev)
val = SHIFTIN((freq + (1000000 / 2)) / 1000000,
RK3399_CORECFG_BASECLKFREQ);
SYSCON_WRITE_4(grf, RK3399_GRF_EMMCCORE_CON0, (mask << 16) | val);
return (0);
}
#endif