system/freebsd-src
system/freebsd-src
1
0
Fork 0
mirror of https://github.com/freebsd/freebsd-src synced 2024-10-20 23:35:02 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fully disable interrupts while we fiddle with the FP context in the

Browse source 
VIS-based block copy/zero implementations. While with 4BSD it's
sufficient to just disable the tick interrupts, with ULE+PREEMPTION
it's otherwise also possible that these are preempted via IPIs.
This commit is contained in:
Marius Strobl 2012-01-28 22:22:05 +00:00
parent ead404d417
commit 3c0f8828f4
Notes: svn2git 2020-12-20 02:59:44 +00:00 
svn path=/head/; revision=230662
1 changed files with 9 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
sys/sparc64/sparc64/support.S
View file

@ -580,8 +580,8 @@ fpu_fault_begin:
* void spitfire_block_copy(void *src, void *dst, size_t len)
*/
ENTRY(spitfire_block_copy)
rdpr %pil, %o3
wrpr %g0, PIL_TICK, %pil
rdpr %pstate, %o3
wrpr %g0, PSTATE_NORMAL, %pstate
wr %g0, ASI_BLK_S, %asi
wr %g0, FPRS_FEF, %fprs
@ -603,7 +603,7 @@ ENTRY(spitfire_block_copy)
or %o4, PCB_FEF, %o4
stx %o4, [PCB_REG + PCB_FLAGS]
1: wrpr %o3, 0, %pil
1: wrpr %o3, 0, %pstate
ldda [%o0] %asi, %f0
add %o0, 64, %o0
@ -653,8 +653,8 @@ END(spitfire_block_copy)
ENTRY(zeus_block_copy)
prefetch [%o0 + (0 * 64)], 0
rdpr %pil, %o3
wrpr %g0, PIL_TICK, %pil
rdpr %pstate, %o3
wrpr %g0, PSTATE_NORMAL, %pstate
wr %g0, ASI_BLK_S, %asi
wr %g0, FPRS_FEF, %fprs
@ -676,7 +676,7 @@ ENTRY(zeus_block_copy)
or %o4, PCB_FEF, %o4
stx %o4, [PCB_REG + PCB_FLAGS]
1: wrpr %o3, 0, %pil
1: wrpr %o3, 0, %pstate
ldd [%o0 + (0 * 8)], %f0
prefetch [%o0 + (1 * 64)], 0
@ -764,8 +764,8 @@ END(zeus_block_copy)
*/
ALTENTRY(zeus_block_zero)
ENTRY(spitfire_block_zero)
rdpr %pil, %o3
wrpr %g0, PIL_TICK, %pil
rdpr %pstate, %o3
wrpr %g0, PSTATE_NORMAL, %pstate
wr %g0, ASI_BLK_S, %asi
wr %g0, FPRS_FEF, %fprs
@ -787,7 +787,7 @@ ENTRY(spitfire_block_zero)
or %o4, PCB_FEF, %o4
stx %o4, [PCB_REG + PCB_FLAGS]
1: wrpr %o3, 0, %pil
1: wrpr %o3, 0, %pstate
fzero %f0
fzero %f2