system/freebsd-src
system/freebsd-src
1
0
Fork 0
mirror of https://github.com/freebsd/freebsd-src synced 2024-10-07 00:50:50 +00:00
Code Issues Packages Projects Releases Wiki Activity

x86: Add Intel TD/HFI related MSR/CPUID defines to specialregs.h

Browse source 
for the coredirector driver.

MFC after:	1 week
Differential revision:	https://reviews.freebsd.org/D44453
This commit is contained in:
Koine Yuusuke 2024-05-06 11:17:29 +09:00 committed by Konstantin Belousov
parent 2735824564
commit 338d53965d
1 changed files with 30 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

30
sys/x86/include/specialreg.h
View file

@ -345,6 +345,13 @@
/* Ecx. */
#define CPUID_PERF_STAT 0x00000001
#define CPUID_PERF_BIAS 0x00000008
#define CPUID_PERF_TD_CLASSES 0x0000ff00
/* Edx. */
#define CPUID_HF_PERFORMANCE 0x00000001
#define CPUID_HF_EFFICIENCY 0x00000002
#define CPUID_TD_CAPABLITIES 0x0000000f
#define CPUID_TD_TBLPAGES 0x00000f00
/*
* CPUID instruction 0xb ebx info.
@ -583,6 +590,8 @@
#define MSR_TURBO_RATIO_LIMIT 0x1ad
#define MSR_TURBO_RATIO_LIMIT1 0x1ae
#define MSR_IA32_ENERGY_PERF_BIAS 0x1b0
#define MSR_IA32_PKG_THERM_STATUS 0x1b1
#define MSR_IA32_PKG_THERM_INTERRUPT 0x1b2
#define MSR_DEBUGCTLMSR 0x1d9
#define MSR_LASTBRANCHFROMIP 0x1db
#define MSR_LASTBRANCHTOIP 0x1dc
@ -766,6 +775,14 @@
#define TOPA_INT (1 << 2)
#define TOPA_END (1 << 0)
/*
* Intel Hardware Feedback Interface / Thread Director MSRs
*/
#define MSR_IA32_HW_FEEDBACK_PTR 0x17d0
#define MSR_IA32_HW_FEEDBACK_CONFIG 0x17d1
#define MSR_IA32_THREAD_FEEDBACK_CHAR 0x17d2
#define MSR_IA32_HW_FEEDBACK_THREAD_CONFIG 0x17d4
/*
* Constants related to MSR's.
*/
@ -836,6 +853,19 @@
/* MSR IA32_ENERGY_PERF_BIAS */
#define IA32_ENERGY_PERF_BIAS_POLICY_HINT_MASK (0xfULL << 0)
/* MSR IA32_HW_FEEDBACK_PTR */
#define IA32_HW_FEEDBACK_PTR_ENABLE (0x1ULL << 0)
/* MSR IA32_HW_FEEDBACK_CONFIG */
#define IA32_HW_FEEDBACK_CONFIG_EN_HFI (0x1ULL << 0)
#define IA32_HW_FEEDBACK_CONFIG_EN_THDIR (0x1ULL << 1)
/* MSR IA32_PKG_THERM_STATUS */
#define IA32_PKG_THERM_STATUS_HFI_UPDATED (0x1ULL << 26)
/* MSR IA32_PKG_THERM_INTERRUPT */
#define IA32_PKG_THERM_INTERRUPT_HFI_ENABLE (0x1ULL << 25)
/*
* PAT modes.
*/