mirror of
https://github.com/golang/go
synced 2024-09-15 22:20:06 +00:00
internal/cpu: fix cpu cacheLineSize for arm64 darwin(a.k.a. M1)
The existing value for M1 is 64, which is the same as other arm64 cpus. But the correct cacheLineSize for M1 should be 128, which can be verified using the following command: $ sysctl -a hw | grep cachelinesize hw.cachelinesize: 128 Fixes #53075
This commit is contained in:
parent
0ab71cc065
commit
df87eb9c50
|
@ -4,7 +4,10 @@
|
|||
|
||||
package cpu
|
||||
|
||||
const CacheLinePadSize = 64
|
||||
// CacheLinePadSize is used to prevent false sharing of cache lines.
|
||||
// We choose 128 because Apple Silicon, a.k.a. M1, has 128-byte cache line size.
|
||||
// It doesn't cost much and is much more future-proof.
|
||||
const CacheLinePadSize = 128
|
||||
|
||||
func doinit() {
|
||||
options = []option{
|
||||
|
|
Loading…
Reference in a new issue